Functional Description
17
cPCI-6965
Intel® Celeron® Processor 550
The following list provides some of the key features of this processor:
X
Single core
X
On-die, primary 32-KB instruction cache and 32-KB
write-back data cache
X
On-die, 1-MB second level shared cache with advanced
transfer cache architecture
X
533-MHz source-synchronous front side bus (FSB)
X
Supports Intel® architecture with dynamic execution
X
Data prefetch logic
X
Micro-FCPGA packaging technology
X
MMX™ technology, Streaming SIMD Extensions (SSE),
Streaming SIMD Extensions 2 (SSE2), Streaming SIMD
Extensions 3 (SSE3), and Supplemental Streaming SIMD
Extensions 3 (SSSE 3)
X
Digital Thermal Sensor (DTS)
X
Execute Disable Bit support for enhanced security
X
Intel® 64 architecture (formerly Intel® EM64T)
X
Architectural and performance enhancements of the Core
microarchitecture
Summary of Contents for cPCI-6965 Series
Page 6: ...vi Preface This page intentionally left blank ...
Page 12: ...vi List of Tables This page intentionally left blank ...
Page 14: ...viii List of Figures This page intentionally left blank ...
Page 36: ...22 Functional Description This page intentionally left blank ...
Page 62: ...48 Board Interfaces This page intentionally left blank ...
Page 76: ...62 Getting Started This page intentionally left blank ...
Page 84: ...70 Utilities This page intentionally left blank ...
Page 112: ...98 BIOS Setup Utility This page intentionally left blank ...