32
Chapter 2
DRAM Clock/Timing Control
Parameter
Description
Option
Performance Mode
User can use this item to Enable/Disable
the system performance
Enabled
Disabled
DRAM Frequency
Offer user to detect or select the correct
DRAM Frequency.
[ By SPD ]
100 MHz
133 MHz
166 MHz
200 MHz
DRAM Timing Control
Offer user to detect or select the correct
DRAM Timing.
[ By SPD ]
Manual
Performance Mode
[ Disabled ]
Item Help
DRAM Frequency
[ By SPD ]
DRAM Timing Control
[ By SPD ]
Menu Level
X
x DRAM CAS Latency
2.5T
x RAS Active Time (tRAS)
6T
x RAS Precharge Time (tRP)
3T
x RAS to CAS Delay (tRCD)
3T
Phoenix - AwardBIOS CMOS Setup Utility
DRAM Clock/Timing Control
KLIJ
: Move Enter: Select +/-/PU/PD: Value F10:Save ESC: Exit F1: General Help
F5: Previous Values F7: Optimized Defaults
