background image

 

ACCES I/O Products, Inc. 

+1 858 550 9559 

www.ACCESio.com 

10623 Roselle Street 

800 326 1649 

http://accesio.com/PCIe-ADIO16-16F 

San Diego CA 92121-1506 USA

 

[email protected] 

MADE IN THE USA 

16

 

A

NALOG INPUT

,

 

4

 

A

NALOG 

O

UTPUT

,

 

16

 

D

IGITAL 

I/O 

FOR 

PCI

 

E

XPRESS

 

H

ARDWARE 

M

ANUAL

 

M

ODELS

 

 

 

PCI

E

-ADIO16-16F

 

F

AMILY

 

Summary of Contents for PCIE-ADIO16-16F

Page 1: ...ESio com 10623 Roselle Street 800 326 1649 http accesio com PCIe ADIO16 16F San Diego CA 92121 1506 USA sales accesio com MADE IN THE USA 16 ANALOG INPUT 4 ANALOG OUTPUT 16 DIGITAL I O FOR PCI EXPRESS HARDWARE MANUAL MODELS PCIE ADIO16 16F FAMILY ...

Page 2: ...art mode optimizes inter channel timing High impedance 8 channel input 1 MΩ 32k FIFO plus DMA for efficient robust data streaming 16 Digital I O pins with flexible secondary functions Four 16 bit analog outputs 5 per channel programmable ranges 0V to 5V 0V to 10V 2 5V 5V 10V Optional 4 20mA outputs Outputs Drive 10mA Guaranteed Onboard Watchdog with status output RoHS compliant standard CHAPTER 3 ...

Page 3: ...8 9 43 ADC IN 9 ADC IN 10 11 45 ADC IN 11 ADC IN 12 13 47 ADC IN 13 ADC IN 14 15 49 ADC IN 15 ADC1 COMMON 17 51 ADC2 COMMON DAC 0 19 53 DAC2 DAC 1 21 55 DAC 3 Digital Ground 23 57 Digital Ground Digital Ground 24 58 Digital Ground DIO BitIndex 14 25 59 DIO BitIndex 15 Group 1 DIO BitIndex 12 26 60 DIO BitIndex 13 DIO BitIndex 10 27 61 DIO BitIndex 11 DIO BitIndex 8 28 62 DIO BitIndex 9 DIO BitInde...

Page 4: ... CH0 1 0 Advanced Sequence Acquires Channel 0 using the gain selected via 18 bits 2 0 Conversion starts will automatically cycle through the channels from CH0 through INx2 0 and each channel is acquired at the per channel gain set in 18 The sequence repeats starting at CH0 after INx2 0 is acquired 1 1 Basic Sequence Acquires channel 0 using the gain set in Gain2 0 Conversion starts will automatica...

Page 5: ...nd Feature Reset command bits and ADC Power Down control bit and status 4 W DAC Control DAC LTC2664 Command Register bits 8 R DAC 4 20mA mode Indicates which DACs if any have current output circuit installed C R ADC Base Clock Frequency of the ADC Sequencer Base Clock Hz used to calculate the ADC Rate Divisor for desired conversion rates 10 W R ADC Rate Divisor ADC Start Rate ADC Base Clock ADC Ra...

Page 6: ...he LTC2664 Data Sheet for details Consult the AIOAIO Software Reference or our sample programs source to avoid the hassle DAC_SetRange1 iBoard iChannel iRange DAC_OutputV iBoard iChannel double Voltage DAC 4 20mA mode Offset 8 of 32 bit Memory BAR 1 Read 32 bits only bit D31 through D4 D3 D2 D1 D0 Name UNUSED DAC3 current mode only DAC2 current mode only DAC1 current mode only DAC0 current mode on...

Page 7: ...V to IN or ADC COMMON results in 2 V span reversing the voltage polarity results in another 2 V span for a total Peak to Peak measurement capability of 4 V p p ADC Advanced Sequencer Gain Control 2 Offset 1C of 32 bit Memory BAR 1 Read Write 32 bits only bit D31 D30 D29 D28 D27 D26 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Name RSV AIN 15 GAIN2 0...

Page 8: ... inputs and you should not bother acquiring data from them SEQ The SEQ bit indicates which ADC the data is from and can be thought of as Channel 3 That is if SEQ is set add 8 to the channel reported by the Channel2 0 bits Channel2 0 The 3 Channel bits indicate from which Analog Input the paired ADC Counts were sampled Refer to ADC Control 38 for important information about the Channel bits re Diff...

Page 9: ...Name UNUSED RSV CONFIG RSV RSV INx2 0 COM RSV Gain2 0 MUX SEQ1 SEQ0 TEMP RSV CMS RSV Controls ADAS 1 channels 8 15 Refer to 38 ADC Control 1 for details IRQ Enable Clear and Status Offset 40 of 64 bit Memory BAR 2 3 Read Write 32 bits only bit D31 D30 D25 D24 D23 D22 D21 D20 D19 D18 D17 D16 D15 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Name WDG UNUSED EXT1 EXT0 LDAC FOF FAF DTO DDONE ADCSTART ADCTRIG UNUSED e...

Page 10: ...d optionally generate an IRQ enTRIG SET enTRIG to enable the ADC Trigger Digital Input Secondary Function on DIO15 so the selected edge will trigger timed ADC conversions and optionally generate an IRQ Consult the Software Tips section for details on using ADC Trigger Each Digital Input Secondary function has a configurable active edge rising or falling SET the corresponding edgeXXX bit to select ...

Page 11: ...ch must transition to the kernel in order to perform any hardware operation This transition adds quite a lot of latency which varies between different OSes motherboards and revisions thereof etcetera A Windows XP system can see an additional 7µs per transaction a modern computer might see 3µs or less Any transaction from the kernel itself however avoids this additional overhead Real time operating...

Page 12: ...et all applicable EM interference and emission standards However as they are intended for use installed on motherboards and inside the chassis of industrial PCs important care in the selection of PC and chassis is important to achieve compliance for the computer as a whole UL TUV Neither DC voltages above 3 3V nor AC voltages of any kind are consumed or produced during normal operation of this dev...

Page 13: ... and invoiced COVERAGE FIRST THREE YEARS Returned unit part will be repaired and or replaced at ACCES option with no charge for labor or parts not excluded by warranty Warranty commences with equipment shipment FOLLOWING YEARS Throughout your equipment s lifetime ACCES stands ready to provide on site or in plant service at reasonable rates similar to those of other manufacturers in the industry EQ...

Reviews: