BIOS Setup
AN52S/AN52
2-9
2.4 Advanced Chipset Features
Phoenix – AwardBIOS CMOS Setup Utility
Advanced Chipset Features
K8<->NB HT Speed
Auto
Item Help
K8<->NB HT Width
Auto
►
DRAM Configuration
Press Enter
SSE/SSE2 Instructions
Enabled
↓↑→←
:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults
K8<->NB HT Speed
This item selects the LDT Bus Frequency between CPU and NF520 Chipset.
K8<->NB HT Width
This item selects the LDT Bus Width between CPU and NF520 Chipset.
DRAM Configuration
Click <Enter> key to enter its submenu.
You may manually set the DRAM timing parameters through its sub-items, or leave them at
their default settings according to the SPD (Serial Presence Detect) data stored in the DRAM.
SSE/SSE2 Instructions
This item allows you to Enable or Disable the SSE/SSE2 (Streaming SIMD Extensions)
instruction set.
Summary of Contents for AN52S
Page 6: ...1 2 AN52S AN52 1 2 Motherboard Layout 1 2 1 AN52S...
Page 44: ...2 20 AN52S AN52...
Page 52: ...3 28 AN52S AN52...
Page 65: ...Multilingual QIG AN52S AN52 4 13 4 13...
Page 66: ...4 14 AN52S AN52 4 14...
Page 80: ...P N 4310 0000 87 Rev 2 00 http www abit com tw...
