
E m b e d d e d C o n t r o l l e r
A E C - 6 9 5 0
Appendix A Programming the Watchdog Timer
A-3
************************************************************************************
// SuperIO relative definition (Please reference to Table 1)
#define byte
SIOIndex //This parameter is represented from
Note1
#define byte
SIOData //This parameter is represented from
Note2
#define
void
IOWriteByte(
byte
IOPort,
byte
Value);
#define byte
IOReadByte(
byte
IOPort);
// Watch Dog relative definition (Please reference to Table 2)
#define byte
TimerLDN //This parameter is represented from
Note3
#define byte
TimerReg //This parameter is represented from
Note4
#define byte
TimerVal // This parameter is represented from
Note24
#define byte
UnitLDN //This parameter is represented from
Note5
#define byte
UnitReg //This parameter is represented from
Note6
#define byte
UnitBit //This parameter is represented from
Note7
#define byte
UnitVal //This parameter is represented from
Note8
#define byte
EnableLDN //This parameter is represented from
Note9
#define byte
EnableReg //This parameter is represented from
Note10
#define byte
EnableBit //This parameter is represented from
Note11
#define byte
EnableVal //This parameter is represented from
Note12
#define byte
StatusLDN // This parameter is represented from
Note13
#define byte
StatusReg // This parameter is represented from
Note14
#define byte
StatusBit // This parameter is represented from
Note15
#define byte
ModeLDN // This parameter is represented from
Note16
#define byte
ModeReg // This parameter is represented from
Note17
#define byte
ModeBit // This parameter is represented from
Note18
#define byte
ModeVal // This parameter is represented from
Note19
#define byte
WDTRstLDN // This parameter is represented from
Note20
#define byte
WDTRstReg // This parameter is represented from
Note21
#define byte
WDTRstBit // This parameter is represented from
Note22
#define byte
WDTRstVal // This parameter is represented from
Note23
************************************************************************************
Summary of Contents for AEC-6950
Page 17: ...Embedded Controller A E C 6 9 5 0 Chapter 1 General Information 1 7...
Page 20: ...Embedded Controller A E C 6 9 5 0 Chapter 2 Hardware Installation 2 3 2 2 Dimension...
Page 38: ...Embedded Controller A E C 6 9 5 0 Chapter 2 Hardware Installation 2 21...
Page 40: ...Embedded Controller A E C 6 9 5 0 Chapter 2 Hardware Installation 2 23...
Page 41: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 1 AMI BIOS Setup Chapter 3...
Page 44: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 4 Setup Menu Setup submenu Main...
Page 45: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 5 Setup submenu Advanced...
Page 55: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 15 On Module H W Monitor...
Page 56: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 16 F81866 Super IO Configuration...
Page 62: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 22 F81866 H W Monitor...
Page 69: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 29 Setup submenu Chipset...
Page 70: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 30 PCH IO Configuration...
Page 78: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 38 BBS Priorities...
Page 80: ...Embedded Controller A E C 6 9 5 0 Chapter 3 AMI BIOS Setup 3 40 Setup submenu Exit...
Page 94: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 1 I O Information Appendix B...
Page 95: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 2 B 1 I O Address Map...
Page 96: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 3...
Page 97: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 4 B 2 Memory Address Map...
Page 98: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 5 B 3 IRQ Mapping Chart...
Page 99: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 6...
Page 100: ...Embedded Controller A E C 6 9 5 0 Appendix B I O Information B 7 B 4 DMA Channel Assignments...