
6.4.2 Parameterization - Digital part
Parameters of the digital part may be set by means of the
DI10/DO6
submodule of the
CPU 312C from Siemens during hardware configuration. In the following all parameters
are specified, which may be used with the hardware configuration of the digital periphery.
This provides the short description of the digital periphery. At
Comment
information about
the module such as purpose may be entered.
At this register the start address of the in-/output periphery may be set.
Here there are the following adjustment possibilities:
n
Hardware interrupt
–
A hardware interrupt may be optionally triggered on the rising or falling edge of an
input. A diagnostic interrupt is only supported together with hardware interrupt
lost. Select with the arrow keys the input and activate the desired hardware inter-
rupt.
n
Input delay
–
The input delay may be configured per channel in groups of four. Please note that
in the parameter window only the value 0.1ms may be set. At the other values
0.35ms is internally used for input delay.
There are no parameters for the digital output channels.
6.5 Counter
6.5.1 Counter - Fast introduction
The CPU 312-5BE23 has in-/outputs, which may be used for technological functions
respectively as standard periphery. Technological functions and standard I/O may be
used simultaneously with appropriate hardware. Read access to inputs used by techno-
logical functions is possible. Write access to used outputs is not possible. The parameter-
ization of the corresponding channel is made in the hardware configurator by means of
the
Count
submodule of the CPU 312C from Siemens. Now the following technological
functions at 2 channels are at the disposal:
n
Continuous count, e.g. for position decoding with Incremental encoder
n
Single count, e.g. for unit decoding to a maximum limit
n
Periodical count, e.g. for applications with repeated counting operations
Independent of the number of activated counters for the CPU 312-5BE23 the maximum
frequency amounts to 10kHz.
The controlling of the appropriate modes of operation is made from the user program by
the SFB COUNT (SFB 47).
Chap. 6.4 ‘Digital part’ page 82
Parameter data
General
Addresses
Inputs
Outputs
Overview
Pin assignment
VIPA System 300S
+
Deployment I/O periphery
Counter > Counter - Fast introduction
HB140 | CPU-SC | 312-5BE23 | en | 18-45
85