Yamaha MU128, Руководство по обслуживанию

Страница: 15 / 45

MU128
15
=
mmmm
PD63200GS-E1 (XP867A00) DAC (Digital to Analog Converter)
PIN
NO.
NAME I/O FUNCTION
PIN
NO.
NAME I/O FUNCTION
1 4/8FS I 4/8 Fs selection 9 R. REF Channel R voltage reference
2 D. GND Digital ground 10 L. REF Channel L voltage reference
3 16/8 BIT I 16 bit/8 bit selection 11 L. OUT O
Channel L output
4 D. VDD Digital power supply 12 A. GND Analog ground
5 A. GND Analog ground 13 LRCX/WD I Left/right check, Word clock
6 R. OUT O Channel R output 14 LR/RSI I
Left/right selection, Channel R series input
7 A. VDD Analog power supply 15 SI/LSI I Series input/Channel L series input
8 A. VDD 16 CLK I Clock
= = = =
mmmm
PD71051GU-10-E2 (XS762A00) Serial Controller
PIN
NO.
NAME I/O FUNCTION
PIN
NO.
NAME I/O FUNCTION
1 D2 I/O Data bus 15 TxRDY O Transmit ready
2 D3 I/O Data bus 16 SYNC/BRK I/O Synch. receiver/break
3 RxDATA I Receive data 17 /CTS I MODEM control
4 GND - Ground 18 TxEMP O Transmitter empty
5 D4 I/O 19 TxDATA O Transmit data
6 D5 I/O Data bus 20 CLK I Main clock
7 D6 I/O 21 RESET I Reset
8 D7 I/O 22 /DSR I
9 /TxCLK I Transmitter clock 23 /RTS O MODEM control
10 /WR I Write control 24 /DTR O
11 /CS I Chip select 25 /RxCLK I Receive clock
12 C//D I 26 VDD - Power supply (+5V)
13 /RD I Read control 27 D0 I/O Data bus
14 RxRDY O Receive ready 28 D1 I/O Data bus
=
PCM1800 (XU770A00) A/D Converter
PIN
NO.
NAME I/O FUNCTION
PIN
NO.
NAME I/O FUNCTION
1 VINL I Analog input (L ch.) 13 LRCK I/O Sampling clock input/output
2 VREF1 Reference 1 decoupling cap. 14 BCK I/O Bit clock input/output
3 REFCOM Reference decoupling common 15 DOUT O Audio data output
4 VREF2 Reference 2 decoupling cap. 16 SYSCK I System clock input
5 VINR I Analog input (R ch.) 17 DGND Digital ground
6 RSTB I Reset input active “L” 18 VDD Power 5V
7 BYPAS I LCF bypass control 19 CINNR Anti-aliasing filter cap. (-) R ch.
8 FMT0 I Audio data format 0 20 CINPR Anti-aliasing filter cap. (+) R ch.
9 FMT1 I Audio data format 1 21 CINNL Anti-aliasing filter cap. (-) L ch.
10 MODE0 I Master/Slave mode selection 0 22 CINPL Anti-aliasing filter cap. (+) L ch.
11 MODE1 I Master/Slave mode selection 1 23 VCC Analog power supply
12 FSYNC I/O Frame sync. input/output 24 AGND Analog ground