
w
WM894x-6229-CS36-M-REV1
Example Configurations
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up
at
http://www.wolfsonmicro.com/enews
August 2009, Rev 1.0
Copyright
©
2009 Wolfson Microelectronics plc
DOC TYPE:
EXAMPLE CONFIGURATIONS
BOARD REFERENCE:
WM8944-6229-CS36-M-REV1, WM8945-6229-CS36-M-REV1,
WM8946-6229-CS36-M-REV1, WM8948-6229-CS36-M-REV1
BOARD TYPE:
Customer Mini Board
WOLFSON DEVICE(S):
WM8944, WM8945, WM8946, WM8948
DATE:
August 2009
DOC REVISION:
Rev 1.0
INTRODUCTION
This is generic document that can be used for any of the available Customer Mini Boards for
WM8944, WM8945, WM8946, WM8948 Wolfson CODECs referred to in this document as WM894x-
6229-CS36-M-REV1. The WM894x-6229-CS36-M-REV1 Customer Mini Boards are compatible with
the 6229-EV1 customer evaluation board and together provide a complete hardware platform for
evaluation of the WM8944, WM8945, WM8946, WM8948 CODECs. The WM894x-6229-CS36-M-
REV1 Customer Mini Board can also be used independently and connected directly to a processor
board using flying wires or appropriate headers. This document will cover both options, but
performance data will be based on the Wolfson system with 6229-EV1 motherboard. Configurations
covered are listed below:
•
DAC to LINEOUTL and LINEOUTR
•
DAC to SPKOUT (8R BTL)
•
IN1L, IN1R to ADC
•
IN1L, IN2L, IN1R, IN2R to ADC (Diff)
•
AUX1, AUX2 to ADC
•
Video
Buffer
This document should be used as a starting point for evaluation of WM8944, WM8945, WM8946,
WM8948 CODECs but it will not cover every possible configuration. Different versions of the device
may not support all of the configurations shown, e.g. WM8944 Mono version has only left channel
MIC inputs and LINEOUT. This document relates to the WM8948 but shows the setup options for
other devices where appropriate.
Assumptions:
1. The user is familiar with the 6229-EV1 main board and that the board is configured
correctly for the path of interest (see related documents below).
2. The user has setup WISCE as per instruction and has control of the CODEC (register
settings provided in this document).
Related documents:
1. WM8944-6229-CS36-M-REV1 Schematic and Layout.pdf, WM8945-6229-CS36-M-REV1
Schematic and Layout.pdf, WM8946-6229-CS36-M-REV1 Schematic and Layout.pdf,
WM8948-6229-CS36-M-REV1 Schematic and Layout.pdf.
2.
6229-EV1-REV2 Schematic and Layout.pdf
3.
WISCE Quick Start Guide.pdf
For the configurations in this document, the audio interface is connected to the main board through
the S/PDIF ELECTRICAL IN and S/PDIF OPTICAL OUT connectors. All control signals for the
device are using the 2-wire interface through the USB interface. All setup files are for 48kHz sample
frequency using a reference MCLK frequency of 12.288MHz. The internal FLL is used to generate
SYSCLK=512fs.