Enhanced Mode Registers
VCM-DAS-3 Reference Manual
20
ENCTRL (Read) 030Ah
7
6
5
4
3
2
1
0
–
–
–
–
–
–
–
READY
Table 10: Register Bit Assignments
Bit
Mnemonic
Description
7-1
–
Enhanced DAC Control
0
Ready
Ready
– Factory use only.
0 = SPI transaction in progress
1 = SPI transaction complete
The internal logic of the SPI state machine is much faster than the ISA bus
speed, which limits the usefulness of his bit for anything other than factory
debugging of the design.
E
NHANCED
M
ODE
D
ATA
R
EGISTERS
ENDATHI MSB (Read) 0309h
7
6
5
4
3
2
1
0
D15
D14
D13
D12
D11
D10
D9
D8
ENDATLO LSB (Read/Write) 0308h
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
The data format of these registers depends on the operation executed in the ENCTRL register.
See the sections listed below for information on data formats for specific operations.
Operation
CTRL Code
(ENCTRL)
Page
Read DAC
08h
Read Span
09h
Set Gain
0Eh
Read Gain
0Fh