User's Manual l TQMa8MxML UM 0103 l © 2022, TQ-Systems GmbH
Page 8
3.1.1.2
TQMa8MxML signals
Details about the electrical characteristics of single pins and interfaces are to be taken from the i.MX 8M Mini documentation
(1), (3), (5), as well as the PMIC Data Sheet (7).
Table 3:
TQMa8MxML, signals
CPU ball
Signal
Group
Dir.
Level
TQMa8MxML pad
G26
BOOT_MODE0
Boot_Mode
I
3.3 V
F9
G27
BOOT_MODE1
Boot_Mode
I
3.3 V
F10
H27
CLK1_IN
CLK
I
1.8 V
W16
H26
CLK1_OUT
CLK
O
1.8 V
W17
J27
CLK2_IN
CLK
I
1.8 V
W15
J26
CLK2_OUT
CLK
O
1.8 V
V16
A7
ECSPI1_MISO
ECSPI
I
V_ECSPI
A18
B7
ECSPI1_MOSI
ECSPI
O
V_ECSPI
B18
D6
ECSPI1_SCLK
ECSPI
O
V_ECSPI
A17
B6
ECSPI1_SS0
ECSPI
O
V_ECSPI
B16
A8
ECSPI2_MISO
ECSPI
I
V_ECSPI
C19
B8
ECSPI2_MOSI
ECSPI
O
V_ECSPI
D19
E6
ECSPI2_SCLK
ECSPI
O
V_ECSPI
B19
A6
ECSPI2_SS0
ECSPI
O
V_ECSPI
C17
AC27
ENET_MDC
ENET
O
V_ENET
V6
AB27
ENET_MDIO
ENET
I/O
V_ENET
U6
AE27
ENET_RD0
ENET
I
V_ENET
V3
AD27
ENET_RD1
ENET
I
V_ENET
V4
AD26
ENET_RD2
ENET
I
V_ENET
W5
AC26
ENET_RD3
ENET
I
V_ENET
W6
AF27
ENET_RX_CTL
ENET
I
V_ENET
W2
AE26
ENET_RXC
ENET
I
V_ENET
W3
AG26
ENET_TD0
ENET
O
V_ENET
V1
AF26
ENET_TD1
ENET
O
V_ENET
U2
AG25
ENET_TD2
ENET
O
V_ENET
U1
AF25
ENET_TD3
ENET
O
V_ENET
T2
AF24
ENET_TX_CTL
ENET
O
V_ENET
R2
AG24
ENET_TXC
ENET
O
V_ENET
T1
–
RTC_EVENT#
Event
O
OD
E14
–
TEMP_EVENT#
Event
O
E12
1:
Requires PU to 3.3 V.