Figure 8-5. TPSM8D6C24EVM-2V0 Internal Layer 2
(Top View)
Figure 8-6. TPSM8D6C24EVM-2V0 Internal Layer 3
(Top View)
Figure 8-7. TPSM8D6C24EVM-2V0 Internal Layer 4
(Top View)
Figure 8-8. TPSM8D6C24EVM-2V0 Internal Layer 5
(Top View)
EVM Assembly Drawing and PCB Layout
SLUUCK6 – DECEMBER 2021
TPSM8D6C24EVM-2V0 User's Guide
17
Copyright © 2021 Texas Instruments Incorporated