
Connector and Test Point Descriptions
4
Connector and Test Point Descriptions
4.1
Headers and Switch
J1 : VIN
J1 pin 1 and pin 2 are VIN of the TPS65735. Connect the VIN (Charger) power supply positive terminal to
J1.
J2 : GND
J2 pin 1 and pin 2 are GND of the TPS65735. Connect the VIN (Charger) power supply negative terminal
to J2.
J3 : BAT
J3 pin 1 and pin 2 are BAT of the TPS65735. Connect the second power supply (Battery)(capable of
sinking current) positive terminal to J3.
J4 : GND
J4 pin 1 and pin 2 are GND of the TPS65735. Connect the second power supply (Battery)(capable of
sinking current) negative terminal to J4.
J5 : GND
J5 pin 1 and pin 2 are GND of the TPS65735. These are provided as an extra set of ground terminals.
J6 : LP, LN
J6 pin 1 is LCLP, liquid crystal left positive, of the TPS65735 and pin 2 is LCLN, liquid crystal left negative,
of the TPS65735. Connect the left lens across pin 1 and 2 of header J6.
J7 : RP, RN
J7 pin 1 is LCRP, liquid crystal right positive, of the TPS65735 and pin 2 is LCRN, liquid crystal right
negative, of the TPS65735. Connect the left lens across pin 1 and 2 of the J7.
J8 : BST_OUT
J8 pin 1 and pin 2 are BST_OUT of the TPS65735. In a typical application, the boost will be loaded only
through the h-bridge on pins LCLP, LPLN, LCRP,LCRN (J6,J7) by the liquid crystal lenses.
J9 : GND
J9 pin 1 and pin 2 are GND.
J10 : VLDO, GND
J10 pin 1 is GND and pin 2 is VLDO, the output of the TPS65735 LDO.
J11 (3-pin header): SWITCH, HIGH, LOW
J11 pin 1 is GND, pin 2 is the SWITCH pin of the TPS65735 and pin 3 is the SYS voltage output of the
TPS65735. This header, J11, is to simulate the use of a slide switch and should only be used when JP1
pins 1 and 2 are shorted. If instead, a push-button switch is used, J11 should be left open and the
push-button will pull SWITCH to GND when pressed and release (float) it otherwise (SWITCH has an
internal pull-up only when JP1 pins 2 and 3 are shorted). Note there is an alternate configucation for J11.
J11 (2-pin header): SWITCH (alternate configuration)
J11 pin 1 is GND, pin 2 is the SWITCH pin of the TPS65735. This header, J11, is to simulate the use of a
slide switch and should only be used when JP1 pins 1 and 2 are shorted. To simluated the use of a slide
switch the switch pin of the TPS65735 must be connected to SYS (HIGH) to keep the device on and
connected to ground to turn the device off. If instead, a push-button switch is used, J11 should be left
open and the push-button will pull SWITCH to GND when pressed and release (float) it otherwise
(SWITCH has an internal pull-up only when JP1 pins 2 and 3 are shorted).
S1: Push-Button Switch
S1 is the push-button switch connected to the SWITCH pin of the TPS65735. When the button on S1 is
pressed, the SWITCH pin is connected to ground for the duration that the button is held. When the button
is released, the SWITCH pin goes back up to SYS. S1 should only be used if JP1 is in the S1 position (pin
2 and pin 3 shorted of JP1).
J12 : TS, GND
J12 pin 1 is GND, pin 2 is the TS pin of the TPS65735. This header, J12, is to connect an external
thermistor to the TPS65735 and should be left floating if not used.
5
SLVU418
–
June 2011
TPS65735 System Evaluation Board
Copyright
©
2011, Texas Instruments Incorporated