
2
Setup
2.1
Input/Output Connector Descriptions
Setup
www.ti.com
This chapter describes the jumpers and connectors on the EVM, as well as how to properly connect,
setup, and use the TPS65053EVM-389.
J1 - VLDO1
This header is the positive output of LDO1 linear regulator. This output is externally adjustable for the
TPS65053 and is programmed to a value of 1.8 V on the EVM. The VLDO1 output is capable of supplying
up to 400-mA. A load can be connected between J1 and J2 (GND). Applications using Freescale™
i.MX27 can utilize J1-VLDO1 to power the NVDD_DDR, analog, and FUSEVDD rails of the i.MX27
processor.
J2 - GND
J2 is the return connection of VLDO1 output rail. A load can be connected between J2 and J1 (VLDO1).
J3 - VLDO2
This header is the positive output of LDO2 linear regulator. This output is externally adjustable for the
TPS65053 and is programmed to a value of 1.4 V on the EVM. The VLDO2 output is capable of supplying
up to 200 mA. A load can be connected between J3 and J4 (GND). Applications using Freescale™ i.MX27
can utilize J3-VLDO2 to power the RTCVDD and OSC32VDD rails of the i.MX27 processor.
J4 - GND
J4 is the return connection of VLDO2 output rail. A load can be connected between J4 and J3 (VLDO2).
J5 - VLDO3
This header is the positive output of LDO3 linear regulator. This output is fixed at 1.3 V for the TPS65053.
The VLDO3 output is capable of supplying up to 200-mA. A load can be connected between J5 and J6
(GND).
J6 - GND
J6 is the return connection of VLDO3 output rail. A load can be connected between J6 and J5 (VLDO3).
J7 - RESET
This header allows the user to monitor the RESET output. The RESET output goes high 100-ms after the
THRESHOLD input exceeds 1.0-V. RESET goes low when the THRESHOLD input falls below 1.0-V. On
the EVM, the RESET circuitry monitors the outputs VOUT DCDC1 and VOUT DCDC2.
J8 - VOUT DCDC1
This header is the positive output of VDCDC1 step-down converter. This output is externally adjustable for
the TPS65053 and is programmed to a value of 2.7-V on the EVM. VDCDC1 is capable of sourcing up to
1.0-A. A load can be connected between J8 and J9 (GND). Applications using Freescale™ i.MX27 can
utilize J8-VOUT DCDC1 to power NVDD_FAST, NVDD_SLOW, and OSC26VDD of the i.MX27 processor.
J9 - GND
J9 is the return connection of VOUT VDCDC1 output rail. A load can be connected between J9 and J8
(VOUT DCDC1).
J10 - VIN
This header is the positive connection to the input power supply. The power supply must be connected
between J10 and J11 (GND). The leads to the input supply should be twisted and kept as short as
possible. The input voltage has to be between 2.5-V and 6-V.
J11 - GND
This header is the return connection to the input power supply. Connect the power supply between J11
and J10 (VIN). The leads to the input supply should be twisted and kept as short as possible. The input
voltage has to be between 2.5-V and 6-V.
TPS65053EVM-389
2
SLVU262 – February 2009