background image

User’s Guide

TPIC74101EVM User's Guide

Table of Contents

1 Introduction

.............................................................................................................................................................................

2

2 Setup

........................................................................................................................................................................................

3

2.1 Input/Output Connector Description...................................................................................................................................

3

2.2 Setup..................................................................................................................................................................................

4

2.3 Operation...........................................................................................................................................................................

4

3 Board Layout

...........................................................................................................................................................................

6

4 Schematic

................................................................................................................................................................................

8

5 Revision History

......................................................................................................................................................................

9

List of Figures

Figure 2-1. Slew Rate Jumper Settings.......................................................................................................................................

3

Figure 2-2. Low Power Mode Jumper Settings............................................................................................................................

4

Figure 2-3. Enable Jumper Settings............................................................................................................................................

4

Figure 2-4. 5Vg Regulated Output Jumper Settings....................................................................................................................

4

Figure 2-5. Low Pass Filter Inductor Bypass Jumper Settings....................................................................................................

4

Figure 3-1. Top Assembly Layer..................................................................................................................................................

6

Figure 3-2. Bottom Assembly Layer (viewed from bottom)..........................................................................................................

6

Figure 3-3. Top Layer Routing.....................................................................................................................................................

7

Figure 3-4. Bottom Layer Routing (viewed from bottom).............................................................................................................

7

Figure 4-1. TPIC74101EVM Schematic.......................................................................................................................................

8

List of Tables

Table 1-1. Device and Package Configurations...........................................................................................................................

2

Table 4-1. TPIC74101EVM Bill of Materials.................................................................................................................................

9

Trademarks

PowerPAD

 is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

www.ti.com

Table of Contents

SLIU006A – DECEMBER 2011 – REVISED OCTOBER 2022

Submit Document Feedback

TPIC74101EVM User's Guide

1

Copyright © 2022 Texas Instruments Incorporated

Содержание TPIC74101EVM

Страница 1: ...r Bypass Jumper Settings 4 Figure 3 1 Top Assembly Layer 6 Figure 3 2 Bottom Assembly Layer viewed from bottom 6 Figure 3 3 Top Layer Routing 7 Figure 3 4 Bottom Layer Routing viewed from bottom 7 Fig...

Страница 2: ...tch Mode Power Supply Buck Regulator The EVM contains one DC DC converter See Table 1 1 Table 1 1 Device and Package Configurations CONVERTER IC PACKAGE U1 TPIC74101QPWPRQ1 PWP 20 Introduction www ti...

Страница 3: ...output J4 VOUT is the regulated output voltage for the converter J5 GND is a ground terminal for the EVM JP1 JP2 SCR1 SCR0 are jumpers used to set the slew rate of the switching transistor for the L1...

Страница 4: ...or disabled 5Vg disabled 5Vg enabled 1 0 1 0 Figure 2 4 5Vg Regulated Output Jumper Settings JP6 Bypass is the jumper used to bypass the low pass filter inductor on the power supply input to the devi...

Страница 5: ...um fast or fast JP3 LPM selects how Low Power Mode is set Enabled or Disabled JP4 EN turns the device on or off JP5 5Vg turns the regulated 5 V output on or off JP6 Bypass disables the low pass filter...

Страница 6: ...s high efficiency but does dissipate power The PowerPAD package offers an exposed thermal pad to enhance thermal performance This must be soldered to the copper landing on the PCB for optimal performa...

Страница 7: ...uting Figure 3 4 Bottom Layer Routing viewed from bottom www ti com Board Layout SLIU006A DECEMBER 2011 REVISED OCTOBER 2022 Submit Document Feedback TPIC74101EVM User s Guide 7 Copyright 2022 Texas I...

Страница 8: ...ematic Figure 4 1 TPIC74101EVM Schematic Schematic www ti com 8 TPIC74101EVM User s Guide SLIU006A DECEMBER 2011 REVISED OCTOBER 2022 Submit Document Feedback Copyright 2022 Texas Instruments Incorpor...

Страница 9: ...spacing 36 pin strip 0 100 x 3 Sullins PTC36CAAN 1 JP6 Header 2 pin 100 mil spacing 36 pin strip 0 100 x 2 Sullins PTC36CAAN 2 L1 L2 Inductor SMT 33 uH 4 3 A 54 9 m 12 3mm x 12 3mm Coilcraft MSS1260T...

Страница 10: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Страница 11: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Страница 12: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Страница 13: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Страница 14: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Страница 15: ...change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of thes...

Отзывы: