Standard Operation for Maskable Interrupts
3-12
Figure 3
−
4. Standard Operation for CPU Maskable Interrupts
Interrupt request sent to CPU
Set corresponding IFR flag bit.
Interrupt enabled by
INTM bit?
Clear corresponding IFR bit.
Yes
No
Clear corresponding IER bit.
Set INTM and DBGM. Clear LOOP,
EALLOW, and IDLESTAT.
Execute interrupt service routine.
Program continues
Increment and temporarily store PC.
Fetch interrupt vector.
Perform automatic context save.
Increment SP by 1.
Load PC with fetched vector.
Empty pipeline.
This sequence
protected from interrupts
Interrupt enabled in
IER?
Yes
No
Содержание TMS320C28x
Страница 30: ...1 12...
Страница 80: ...This page intentionally left blank 2 50 This page intentionally left blank...
Страница 269: ...IN loc16 PA 6 112 MOV AL 0 AL 0 UOUT IORegC AL IOspace IORegC AL 10...
Страница 308: ...MAXCUL P loc32 6 151 Saturate MOVL Var64 2 ACC Store result into Var64 MOVL Var64 P...
Страница 509: ...SUBL ACC P PM 6 352 SUBL ACC P PM ACC S B 11 M X 4 MOVH Y ACC 5 Store Q15 result into Y...
Страница 585: ...This page intentionally left blank 7 32 This page intentionally left blank...