GPIO1
GPIO2
TXD
LIN
XOUT
SDO
SDI
CS
SCLK
TESTO_A
TESTO_D
RBIAS
CIN
IN
LIM
XIN
DVDD
GND
VREG
RXD
AVDD
VREF
GND
GND
OUTB
OUTA
GPIO1
GPIO2
TXD
LIN
OUTB
SDO
SDI
CS
SCLK
TESTO_D
VPWR
GND
RBIAS
XIN
XOUT
RXD
CIN
IN
OUTA
VREF
VP_OTP
AVDD
LIM
DVDD
GND
TESTO_A
VREG
GND
VPWR
1
VREG
2
LIN
3
GND
4
DVDD
5
XIN
6
XOUT
7
GPIO1
8
GPIO2
9
RxD
10
TxD
11
CIN
12
IN
13
LIM
14
GND
15
TESTO_A
16
RBIAS
17
TESTO_D
18
NCS
19
SCLK
20
SDI
21
SDO
22
OUTB
23
GND
24
OUTA
25
VPROG_OTP
26
VREF
27
AVDD
28
TPIC8500-Q1
U2
SDO
SDI
SCLK
VPWR
GND
VP_OTP_SOC
AVDD_SOC
DVDD_SOC
GND
GND
VPWR
1
VREG
2
LIN
3
GND
4
DVDD
5
XIN
6
XOUT
7
GPIO1
8
GPIO2
9
RxD
10
TxD
11
CIN
12
IN
13
LIM
14
GND
15
TESTO_A
16
RBIAS
17
TESTO_D
18
NCS
19
SCLK
20
SDI
21
SDO
22
OUTB
23
GND
24
OUTA
25
VPROG_OTP
26
VREF
27
AVDD
28
TPIC8500-Q1
TI to supply, NO PIN1 DESIGNATOR - REVERSABLE
U3
VPWR
VP_OTP
GND
C11
0.
1
uF
,0
60
3
,5
0V
,1
0%
,X
7
R
VPWR
VREG
DVDD
CIN
VP_OTP AVDD
C12
0.
1
uF
,0
60
3
,5
0V
,1
0%
,X
7
R
C13
0.
1uF
,0603,
50V
,10%
,X
7R
C14
0.
1uF
,0603,
50V
,10%
,X
7R
C15
0.
1uF
,0603,
50V
,10%
,X
7R
C16
0.
1uF
,0603,
50V
,10%
,X
7R
GND
GND
GND
GND
GND
R7
100.0k,0603,1/10W,
0.1%,+-25ppm/C
RBIAS
GND
GND
C6
0.
1uF
,06
03,
50
V
,10%,
X
7R
VPWR
VREG_SOC
DVDD_SOC VP_OTP_SOCAVDD_SOC
C7
0.
1uF
,06
03,
50
V
,10%,
X
7R
C8
0.
1uF
,06
03,
50
V
,10%,
X
7R
C9
0.
1uF
,06
03,
50
V
,10%,
X
7R
C10
0.
1u
F
,06
0
3,
5
0
V
,10
%,
X
7R
GND
GND
GND
GND
XIN
XOUT
NX3225SA-16.000000MHZ
1
3
4
2
X1
16MHz,15ppm,8pF
C17
12pF,0603,100V,5%,NPO
C18
12pF,0603,100V,5%,NPO
GND
GND
1
6
3
4
2
TI to supply
TR1
TRANSFORMER
XFMR RETURN
VREG
GND
OUTB
OUTA
C21
100uF,SMT,35V,20%,AL
1
1
2
2
P5
OUTPUT
C20
2000pF,0805,1kV,10%,X7R
JP3
XFRM
GND
LIM
IN
XFMR RETURN
C19
0
.1
uF
,06
03
,5
0V
,10
%,
X
7
R
CS_SOCKET
RBIAS_SOC
GND
RBIAS_SOC
R9
3.3k,1210,1/4W,
5%,+-200ppm/C
R8
100.0k,0603,1/10W,
0.1%,+-25ppm/C
VREG_SOC
R10
2
00
k
,0
60
3,
1
/10
W
,5
%
GND
VREG
1
1
2
2
DO NOT POPULATE
P6
JP4
JP5
SH5
SH4
SH3
PGA450Q1EVM Schematics and Layout Drawings
24
SLDU007C – March 2012 – Revised November 2015
Copyright © 2012–2015, Texas Instruments Incorporated
PGA450Q1EVM User’s Guide
NOTE: C20 is a temperature compensation capacitor for the XDCR. Match C20 to the selected XDCR. If XDCR is
Murata MA58MF14-7N, 2000-pF capacitance is installed, and 1500-pF capacitance is provided as an
alternative. If XDCR is Murata MA58AF14-0N. 1500-pF capacitance is installed. Alternative specifications
include: 1500 pF, 0805, 250 V, 20%, NPO
Figure 22. Schematic, PGA450-Q1 (TPIC8500-Q1)