
Public Version
www.ti.com
General-Purpose Interface Basic Programming Model
25.5.5 Debouncing Time
To enable the debounce feature for a pin, the GPIO configuration registers must be programmed as
follows:
1. The GPIO pin must be configured as input in the output-enable register (write 1 to the corresponding
bit of the GPIOi.
register).
2. The deboucing time must be set in the deboucing time register (GPIOi.
The debouncing value register (GPIOi.
) is used to set the debouncing time
for all input lines in GPIO. The value is global for all the ports of one GPIO module, so up to six
different debouncing values are possible. The debounce cell is running with the debounce clock (32
kHz). This register represents the number of the clock cycle(s) (one cycle is 31
m
s long) to be used.
The following formula describes the required input stable time to be propagated to the debounced
output:
Required input line stable = (GPIOi.
[7:0] DEBOUNCVAL bit field value + 1)
x 0.031 ms.
where GPIOi.
[7:0] bit field DEBOUNCVAL value is from 0 to 255.
3. The debouncing feature must be enabled in the debouncing-enable register (write 1 to the
corresponding bit of the GPIOi.
register).
3485
SWPU177N – December 2009 – Revised November 2010
General-Purpose Interface
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...