Setup
7
SNVU543A – November 2016 – Revised December 2016
Copyright © 2016, Texas Instruments Incorporated
LM5170-Q1 EVM User Guide
(1)
– = All jumper pins open.
(2)
(1,2) = Pins 1 and 2 closed.
(3)
(2,3) = Pins 2 and 3 closed.
Table 2. Three-Pin Header Settings
HEADER
SIGNAL
PINS
FUNCTION DESCRIPTION
DEFAULT
J1
—
--
(1)
No UVLO Programming
Y
(1,2)
(2)
48VDC-Port UVLO Control
(2,3)
(3)
12VDC-Port UVLO Control
J5
OPT
--
External interleaving control through J17
(1,2)
CH-2 240 degree delay from CH-1
(2,3)
CH-2 180 degree delay from CH-1
Y
J7
OTEMP
--
Onboard Overtemperature protection disabled
Y
(1,2)
Overtemperature protection in hiccup mode
(2,3)
Overtemperature protection in latched shutdown
J13
SYNC
--
Slave EVM not sync to master EVM
Y
(1,2)
Slave EVM sync to master via J18
(2,3)
Slave EVM sync to external Clock
J21
BIAS
--
Use external 10V supply
(1,2)
O10V produced from the 12VDC-Port
(2,3)
O10V produced from the 48VDC-Port
Y
J28
DIR
--
External DIR control through J17
(1,2)
Onboard DIR command for buck operation
Y
(2,3)
Onboard DIR command for boost operation
J29
EN1
--
External CH-1 enable control through J17
(1,2)
Onboard CH-1 enable
Y
(2,3)
Onboard CH-1 disable
J30
EN2
--
External CH-1 enable control through J17, overridden by
J25.
Y
(1,2)
Onboard CH-2 enable
(2,3)
Onboard CH-2 disable
J31
UVLO
--
External EVM enable through J17
Y
(1,2)
Onboard EVM enable, if external 3.3V is supplied to J17-
pin23.
(2,3)
EVM disable