Figure 6-2. ISO1644DWEVM Top PCB Layout
Figure 6-3. ISO1644DWEVM Bottom PCB Layout
EVM Schematic and PCB
www.ti.com
6
ISO1644DWEVM Reinforced Isolated I
2
C With GPIOs Evaluation Module
SLLU329 – JUNE 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated