Board Setup with Parallel LVCMOS input
2.2
Board Setup with Parallel LVCMOS input
In this configuration connect input to J2 and instructions below should be followed,
1. Make sure RN1, RN2, RN3 and RN4 are mounted.
2. RN5, RN6, RN7 and RN8 should not be mounted to avoid stubs.
3. Verify pin VSS and REF to be shorted on JP6 while using RGB888 parallel LVCMOS input.
Figure 2-2. FPD23DAEVM with Parallel LVCMOS input
5
SNLU144 – may 2013
Quick Start Guide
Copyright © 2013, Texas Instruments Incorporated