Texas Instruments CDCE72010 Скачать руководство пользователя страница 12 | Manualshive

Страница: 12 / 20

Texas Instruments CDCE72010 Скачать руководство пользователя страница 12

8.5

Configuration for PLL Lock Detect

Configuring the Board

www.ti.com

The external loop filter can be chosen by selecting one from the four available options on the
CDCE72010EVM using the dip switches, SW9 and SW10, located at the back side of the EVM as shown
in the following illustration. The four options are Filter1 = 1 kHz, Filter2 = 520 Hz, Filter3 = 120 Hz, and
Filter4 = 15 Hz.

Figure 2. CDCE72010EVM External Loop Filter Topology

The CDCE72010 PLL lock detect can be chosen on the CDCE72010EVM as either an analog lock detect
or a digital lock detect using the jumper, JP_3_12, located at the back side of the CDCE72010EVM. This
jumper can be configured as shown in the following diagram for either analog or digital lock detect.

1.5-GHz Low-Phase Noise Clock Evaluation Board

12

SLAU250 – May 2008

Submit Documentation Feedback

«
...
10
11
12
13
14
...
»

Содержание CDCE72010

Страница 1: ...led PLL Selection 5 8 Configuring the Board 10 8 1 Default Configuration for Programming and Testing With USB Cable Attached 10 8 2 Configuration for Programming With USB Cable Attached 10 8 3 Configu...

Страница 2: ...puts and or the feedback path to the PFD The maximum VCXO VCO input frequency is 1 5 GHz It provides support for two redundant input references and using its on chip PLL architecture can provide up to...

Страница 3: ...e 150 current setting resistors The LVCMOS outputs work for frequencies up to 250 MHz the LVDS outputs run up to 800 MHz and LVPECL outputs function up to 1 175 MHz these are all minimum frequencies T...

Страница 4: ...r the driver location browse to the CDCE72010 GUI file folder that was used during instillation If the Windows operating system does not ask for a driver no action is required After the USB driver ins...

Страница 5: ...Divider Input type Input selection PFD Charge Pump Output Divider and Output type The rest are selected by the software with user selectable options as described in the steps below If the power to th...

Страница 6: ...he External Control Pins button in the EVM Status section of the GUI The selections on this popup window as shown in the following illustration must be selected according to the desired working config...

Страница 7: ...to the CDCE72010 primary secondary inputs AC or DC termination input buffer internal termination enabled or disabled input buffer VBB voltage polarity normal or inverted input buffer hysteresis and f...

Страница 8: ...lections on the charge pump current and charge pump pulse width Step 5 Output Divider The CDCE72010 has 10 outputs and 8 Output Dividers Outputs 0 and 1 share the same divider and outputs 8 and 9 shar...

Страница 9: ...e separate CMOS outputs running at the same frequency Either CMOS output can be active inverting tri state or low Each output can be independently disabled Step 7 Write to CDCE72010 EEPROM To write an...

Страница 10: ...its sole power source However due to power supply variances in the USB supply this configuration is not recommended for measurements This setup is for saving configuration settings to the CDCE72010 an...

Страница 11: ...F and JP_3_6 and JP_3_7 for SEC_REF Each of these jumpers can be configured as shown in the following diagram for either LVPECL or LVDS bias If the CDCE72010 is chosen to be operated as a jitter clean...

Страница 12: ...e Filter1 1 kHz Filter2 520 Hz Filter3 120 Hz and Filter4 15 Hz Figure 2 CDCE72010EVM External Loop Filter Topology The CDCE72010 PLL lock detect can be chosen on the CDCE72010EVM as either an analog...

Страница 13: ...9 CDCE72010EVM Board Schematic Diagram www ti com CDCE72010EVM Board Schematic Diagram SLAU250 May 2008 1 5 GHz Low Phase Noise Clock Evaluation Board 13 Submit Documentation Feedback...

Страница 14: ...CDCE72010EVM Board Schematic Diagram www ti com 1 5 GHz Low Phase Noise Clock Evaluation Board 14 SLAU250 May 2008 Submit Documentation Feedback...

Страница 15: ...www ti com CDCE72010EVM Board Schematic Diagram SLAU250 May 2008 1 5 GHz Low Phase Noise Clock Evaluation Board 15 Submit Documentation Feedback...

Страница 16: ...CDCE72010EVM Board Schematic Diagram www ti com 1 5 GHz Low Phase Noise Clock Evaluation Board 16 SLAU250 May 2008 Submit Documentation Feedback...

Страница 17: ...www ti com CDCE72010EVM Board Schematic Diagram SLAU250 May 2008 1 5 GHz Low Phase Noise Clock Evaluation Board 17 Submit Documentation Feedback...

Страница 18: ...CDCE72010EVM Board Schematic Diagram www ti com 18 1 5 GHz Low Phase Noise Clock Evaluation Board SLAU250 May 2008 Submit Documentation Feedback...

Страница 19: ...duct This notice contains important safety information about temperatures and voltages For additional information on TI s environmental and or safety programs please contact the TI application enginee...

Страница 20: ...siness practice TI is not responsible or liable for any such statements TI products are not authorized for use in safety critical applications such as life support where a failure of the TI product wo...

Отзывы:

Нет отзывов