REF_ELEC
AIN8N
AIN8P
AIN7N
AIN7P
C80
4.7nF
AIN6N
R80
4.99K
AIN6P
R81
4.99K
AIN5N
AIN5P
AIN4N
AIN4P
AIN3N
AIN3P
AIN2N
AIN2P
AIN1N
AIN1P
C82
4.7nF
R82
4.99K
R83
4.99K
AGND
C83
4.7nF
AGND
C81
4.7nF
C84
4.7nF
R84
4.99K
R85
4.99K
AGND
C85
4.7nF
C86
4.7nF
R86
4.99K
R87
4.99K
AGND
C87
4.7nF
C88
4.7nF
R88
4.99K
R89
4.99K
AGND
C89
4.7nF
C90
4.7nF
R90
4.99K
R91
4.99K
AGND
C91
4.7nF
C92
4.7nF
R92
4.99K
R93
4.99K
AGND
C93
4.7nF
C72
4.7nF
R94
4.99K
R95
4.99K
AGND
C73
4.7nF
BIAS_ELEC
BIAS_SHD
AGND
1
2
3
4
5
AIN1
R10
4.99K
R11
4.99K
C75
4.7nF
AGND
R12 4.99K
1
2
3
4
5
6
7
8
9
10
11 12
13 14
15 16
17 18
19 20
21 22
23 24
25 26
27 28
29 30
31 32
33 34
35 36
J6
36PIN_IDC
1
2
3
4
5
6
JP25
1) External Input Short to VCM
Jumper on (1-2), (3-4)
2) Ain+ to VCM, VCM drives SRB1
Jumper on (3-4), (5-6)
3) Ain- to VCM and Ain+ to SMA
Jumper on (1-2)
4) Ain+ signal through header, VCM drives SRB1
Jumper on (5-6)
JP81 Setting
VCM: DC Bias from BIAS_ELEC
Bill of Materials, Layouts and Schematics
Figure 60. ADS1299EEG-FC Jumper Schematic
51
SLAU443 – May 2012
EEG Front-End Performance Demonstration Kit
Copyright © 2012, Texas Instruments Incorporated