![Terasic ALTERA ICB HSMC Скачать руководство пользователя страница 30](http://html.mh-extra.com/html/terasic/altera-icb-hsmc/altera-icb-hsmc_user-manual_1088528030.webp)
Figure 5-5 Test results on the prompt window
Table 5-1 Loopback test result on HEXs for RS-485
Test Pass Info.
Test failed info.
S-<test data*>
FAIL
*
test data represents the value set by SW15-8 or SW7-0.
29
5.4
5.4
CAN
Loopback
Test
CAN Loopback Test
This demonstration illustrates how to construct a communication loop between two CAN interfaces
where one initiates the data transfer and the other receives data then sends it back to the loop.
SW7-0 is used to set up the transmit data contents. The data loopback flow for CAN is the same as
RS-485. In this demonstration, the Nios II processor in the FPGA on the DE2-115 board takes
charge of the control work and gives the test result information. The block diagram of the CAN
loopback test is as shown in
.
Содержание ALTERA ICB HSMC
Страница 1: ...1 ...
Страница 3: ...2 6 1 Revision History 32 6 2 Copyright Statement 32 ...
Страница 9: ...Figure 2 3 Block diagram of ICB HSMC 8 ...
Страница 18: ...Figure 3 6 Wiring between HSMC and PIO interface 17 ...
Страница 25: ...Figure 4 7 Top level design file includes ICB HSMC information 24 ...