![Teli LE910C1-AP Скачать руководство пользователя страница 79](http://html1.mh-extra.com/html/teli/le910c1-ap/le910c1-ap_design-manual_1083452079.webp)
LE910Cx HW User Guide
1VV0301298 Rev. 33
Page 79 of 128
2021-06-29
Not Subject to NDA
8.6.1.1.
Short Frame Timing Diagrams
Figure 21: Primary PCM Timing
Parameter
Comments
Min
Typ
Max
Unit
t(sync)
PCM_SYNC cycle time
-
125
-
µs
t(synca)
PCM_SYNC asserted time
-
488
-
ns
t(syncd)
PCM_SYNC de-asserted time
-
124.5
-
µs
t(clk)
PCM_CLK cycle time
-
488
-
ns
t(clkh)
PCM_CLK high time
-
244
-
ns
t(clkl)
PCM_CLK low time
-
244
-
ns
t(sync_offset)
PCM_SYNC offset time to
PCM_CLK falling
-
122
-
ns
t(sudin)
PCM_DIN setup time to
PCM_CLK falling
60
-
-
ns
t(hdin)
PCM_DIN hold time after
PCM_CLK falling
60
-
-
ns
t(pdout)
Delay from PCM_CLK rising to
PCM_DOUT valid
-
-
60
ns
t(zdout)
Delay from PCM_CLK falling to
PCM_DOUT HIGH-Z
-
-
60
ns
Table 34: PCM_CODEC Timing Parameters