Supermicro X12SPi-TF, Руководство пользователя

Страница: 18 / 126

18
Super X12SPi-TF User's Manual
1.2 Processor and Chipset Overview
Built upon the functionality and capability of the 3rd generation Intel Xeon Scalable Processor
series (Socket P+ (LGA4189)) processor and the Intel PCH C621A chipset, the X12SPi-TF
motherboard provides system performance, power efficiency, and feature sets to address the
needs of next-generation computer users.
With the support of the new Intel Microarchitecture 10nm Process Technology, the X12SPi-TF
dramatically increases system performance for a multitude of server applications.
The Intel PCH C621A chipset provides Enterprise SMbus support, including the following
features:
•
DDR4 288-pin memory support
•
Support for Management Engine (ME)
•
Support of SMBus speeds of up to 400KHz for BMC connectivity
•
Improved I/O capabilities to high-storage-capacity configurations
•
SPI Enhancements
•
Intel Node Manager 3.0 for advanced power monitoring, capping and management for BMC
enhancement (see note below).
•
BMC supports remote management, virtualization, and the security package for enterprise
platforms
Note : Node Manager support depends on the power supply used in your system.
1.3 Special Features
Recovery from AC Power Loss
The Basic I/O System (BIOS) provides a setting that determines how the system will respond
when AC power is lost and then restored to the system. You can choose for the system to
remain powered off (in which case you must press the power switch to turn it back on), or
for it to automatically return to the power-on state. See the Advanced BIOS Setup section
for this setting. The default setting is
Last State.