Spectrum M2i.60xx, Руководство по оборудованию

Страница: 79 / 136

Generation modes Limits of segment size, memory size
(c) Spectrum GmbH 79
Limits of segment size, memory size
The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please
keep in mind that each samples needs 2 bytes of memory to be stored.
Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account.
The following table gives you an overview of all limits concerning memory size, segment size and loops. The table shows all values in relation
to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete
installed memory:
All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.
The given memory and memory / divider figures depend on the installed on-board memory as listed below:
Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be
additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.
Buffer handling
To handle the huge amount of data that can possibly be acquired with the M2i/M3i series cards, there is a very reliable two step buffer
strategy set up. The on-board memory of the card can be completely used as a real FIFO buffer. In addition a part of the PC memory can be
Activated Used Memory size Segment size Loops
Channels Mode SPC_MEMSIZE SPC_SEGMENTSIZE SPC_LOOPS
Min Max Step Min Max Step Min Max Step
1 channel Standard Single 8 Mem 8 not used not used
Continuous 32 Mem 8 not used not used
Single Restart 8 Mem 8 not used not used
Standard Multi 8 Mem 8 8 Mem/2 8 not used
Standard Gate 8 Mem 8 not used not used
FIFO Single not used 8 8G - 8 8 0 (
∞
) 4G - 1 1
FIFO Multi not used 8 Mem/2 8 0 (
∞
) 4G - 1 1
FIFO Gate not used not used 0 (
∞
) 4G - 1 1
2 channels Standard Single 4 Mem/2 4 not used not used
Continuous 16 Mem/2 4 not used not used
Single Restart 4 Mem/2 4 not used not used
Standard Multi 4 Mem/2 4 4 Mem/4 4 not used
Standard Gate 4 Mem/2 4 not used not used
FIFO Single not used 4 8G - 4 4 0 (
∞
) 4G - 1 1
FIFO Multi not used 4 Mem/4 4 0 (
∞
) 4G - 1 1
FIFO Gate not used not used 0 (
∞
) 4G - 1 1
4 channels Standard Single 4 Mem/4 4 not used not used
Continuous 8 Mem/4 4 not used not used
Single Restart 4 Mem/4 4 not used not used
Standard Multi 4 Mem/4 4 4 Mem/8 4 not used
Standard Gate 4 Mem/4 4 not used not used
FIFO Single not used 4 8G - 4 4 0 (
∞
) 4G - 1 1
FIFO Multi not used 4 Mem/8 4 0 (
∞
) 4G - 1 1
FIFO Gate not used not used 0 (
∞
) 4G - 1 1
Installed Memory
32 MSample 64 MSample 128 MSample 256 MSample 512 MSample 1 GSample 2 GSample
Mem 32 MSample 64 MSample 128 MSample 256 MSample 512 MSample 1 GSample 2 GSample
Mem / 2 16 MSample 32 MSample 64 MSample 128 MSample 256 MSample 512 MSample 1 GSample
Mem / 4 8 MSample 16 MSample 32 MSample 64 MSample 128 MSample 256 MSample 512 MSample
Mem / 8 4 MSample 8 MSample 16 MSample 32 MSample 64 MSample 128 MSample 256 MSample