
KDL-V32XBR2
KDL-V32XBR2
28
BU BOARD SCHEMATIC DIAGRAM (2 OF 8)
1
|
2 |
3
|
4
|
5
|
6
|
7
|
8
|
9
|
10
|
11
|
12
|
13
|
14
|
15
|
16
|
17
|
18
|
19
|
20
|
21
|
22
|
23
|
24
|
25
|
26
|
27
|
28
|
A
—
B
—
C
—
D
—
E
—
F
—
G
—
H
—
I
—
J
—
K
—
L
—
M
—
N
—
O
—
P
—
INPUT_H
0
0
9
:2
A
GND
AGND
1/16W
CHIP 5%
2. 2k
CHIP
1M
1/16W
5%
PC_B
1608
25V
0 . 1
B
GND
1608 50V
470p
CH
16V
100
4
1
2
3
0u
H
L
50
04
28.322MHz
CHIP
100
1608
25V
0 . 1B
2SA 1602T P-1E F
V_BLK
CHIP
100
AGND
CXD9199GG
I C 5000
DPA_0
W19
DPA_1
V 18
DPA_2
W18
DPA_3
Y 18
DPA_4
Y 17
DPA_5
W17
DPA_6
V 17
DAP_7
U17
DPA_8
U16
DPA_9
V 16
DPA_10
W16
DPA_11
Y 16
DPA_12
W15
DPA_13
V 15
DPA_14
U15
DPA_15
U14
DPA_16
V 14
DPA_17
W14
DPA_18
Y 14
DPA_19
Y 13
DPA_20
W13
DPA_21
V 13
DPA_22
U13
DPA_23
Y 12
DPA_CLK
Y 15
DPA_HS
Y 19
DPA_VS
Y 20
DP_HS
L 20
DP_VS
K 17
TA1M
B14
TA1P
A14
TB1M
B15
TB1P
A15
TC1M
B16
TC1P
A16
TD1M
B18
TD1P
A18
TE1M
B19
TE1P
A19
TCLK1M
B17
TCLK1P
A17
DPB_0
L 19
DPB_1
L 18
DPB_2
L 17
DPB_3
M17
DPB_4
M18
DPB_5
M19
DPB_6
M20
DPB_7
N20
DPB_8
N19
DPB_9
N18
DPB_10
N17
DPB_11
P17
DPB_12
P20
DPB_13
R20
DPB_14
R19
DPB_15
R18
DPB_16
R17
DPB_17
T17
DPB_18
T18
DPB_19
T19
DPB_20
T20
DPB_21
U20
DPB_22
U19
DPB_23
U18
DPB_CLK
P19
DPB_HS
V 19
DPB_VS
V 20
DPB_DE
W20
4
1
2
3
0u
H
L
50
03
1/16W
CHIP 5%
2. 2k
1608
25V
0 . 1 B
4. 7k
GND
1608
25V
0 . 1 B
CHIP
0
C
H
IP
0uH
1608
25V
0 . 1
B
JL 5011
1608
25V
0 . 1
B
22
D3.3V
JL 5013
CHIP
100
1/16W
1608
16V
0. 22
B
1608
25V
0 . 1 B
PLUG_DET
JL 5012
1608
50V
1p
CK
1/
16
W
C
H
IP
5%
100
PANEL5V
PC_V
GND
AGND
2SA 1602T P-1E F
PX
_M
L
F1
CHIP
33
1/16W
5%
SE
L
2_
C
&
Y
/C
V
CHIP
100
1608
25V
0 . 1
B
PC_G
D3.3V
D3.3V
AGND
1608
50V
1000p
B
CXD9199GG
I C 5000
Y_G1
V6
PB_B1
W9
PB_R1
Y8
Y_G2
W6
PB_B2
Y9
PR_R2
W8
Y_G3
Y6
PB_B3
Y 10
PR_R3
V8
PC_G
Y7
PC_B
W10
PC_R
U8
AIN_HS
V 10
AIN_VS
U10
CVBS1
Y4
C
V9
CVBS_OUT1
W2
CVBS_OUT2
V2
VREFP_1
W5
VREFN_1
V5
VREFP_2
W7
VREFN_2
V7
FB2
U4
FB1
Y5
FS2
W4
FS1
V4
XTALI
W1
XTALO
Y1
MLF1
U2
PL F2
R4
RX 0-
M2
RX0+
M1
RX 1-
N2
RX1+
N1
RX 2-
P2
RX2+
P1
RXC-
L 2
RXC+
L 1
DSDA
U11
DSCL
T11
ANTSTO
M5
PWR5V
T10
AUDIOCLK
W11
SCK
Y 11
WS
U12
SD0
V 12
SPDIF
W12
SCDT
V 11
22
1608
25V
0 . 1
B
1608
25V
0 . 1B
1
6
0
8
25
V
B
C
50
23
CHIP
0
22
4
1
2
3
0u
H
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
30P
DCC1_DCC2/I2C_CLK (HFR)
VIN
VIN
DCC_LUT/I2C_DATA(HFR)
VIN
DCC/HF_CONT(HFR)
GND
NC/RE+
GND
NC/R E-
GND
RD+
VIN
RD-
VIN
RCLK+
GND
RCLK-
GND
RC+
GND
RC-
GND
RB+
GND
RB-
NC/12V _CONT(HFR)
RA+
GND
RA-
A9V
1608
50V
1p
CK
1608
25V
0 . 1 B
100uH
1608
25V
0 . 1 B
CHIP
1/16W
100
47
INPUT_V
C
H
IP
R
50
08
CHIP
4. 7k
CHIP
R 5040 0
GND
1608
25V
0 . 1
B
DCC1_DCC2
CHIP
0
1/16W
CHIP
5%
2. 2k
PC_R
CHIP
4. 7k
PC_H
1608
25V
0 . 1
B
M
A
IN
_D
IN
0
0
6
:6
B
1608
25V
0 . 1 B
1608
25V
0 . 1 B
GND
1608
25V
0 . 1B
1608
25V
1/
16
W
C
H
IP
5%
R
50
02
CHIP
100
M ount M echa
409815701
A 5000
I C 5000
22
1608
25V
0. 01
B
4
1
2
3
0u
H
R 4712 47
4
1
2
3
0u
H
L
50
02
GND
1/16W
CHIP
5%
2. 2k
AGND
1/16W
CHIP
5%
10k
DCC
AGND
AUTO_WIDE
1608
25V
0. 01
B
DCC_LUT
CHIP
4. 7k
CHIP
R 5039 0
JL 5014
DCLK_AEP
22
PX
_P
L
F2
C,Y /CV
TO PANEL
V IDEO PROCESSOR
TO HDMI
T
O
A
U
D
IO
B
L
O
C
K
B U ( 2/8)
TO S1
A-1179-493-H<WAX 2>B U-P2