STEP 5 Operations
S5-115U Manual
8.2.3
Bit Test Operations
Bit test operations scan digital operands bit by bit and affect them. Bit test operations must
always be at the beginning of a logic operation. Table 8-12 provides an overview of these
operations.
Table 8-12. Overview of Bit Operations
1
RS applies only to TB and TBN.
Operation
Meaning
Test a bit for signal state "1"
A single bit is scanned regardless of the RLO. The RLO is affected
according to the bit's signal state (see Table 8-13).
Parameter
0 to 127.15
0 to 127.15
0 to 255.15
0 to 255.15
Operand
TB
TBN
Test a bit for signal state "0"
A single bit is scanned regardless of the RLO. The RLO is affected
according to the bit's signal state (see Table 8-13).
ID
T
C
D
RS
1
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
SU
RU
Set a bit unconditionally
The addressed bit is set to "1" regardless of the RLO. The RLO is not
affected.
Reset a bit unconditionally
The addressed bit is set to "0" regardless of the RLO. The RLO is not
affected.
Table 8-13 shows how the RLO is formed during the bit test operations "TB" and "TBN". An
example for applying the bit operations follows the table.
Table 8-13. Effect of "TB" and "TBN" on the RLO
1
0
0
1
Operation
P
PN
Signal state of the bit in
the operation indicated
0
1
Result of logic operation
1
0
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
8-42
EWA 4NEB 811 6130-02b
Содержание SIMATIC S5-115U
Страница 6: ...EWA 4NEB 811 6130 02b ...
Страница 16: ...EWA 4NEB 811 6130 02b ...
Страница 18: ...EWA 4NEB 811 6130 02b ...
Страница 26: ......
Страница 62: ...EWA 4NEB 811 6130 02b ...
Страница 64: ...EWA 4NEB 811 6130 02b ...
Страница 67: ......
Страница 74: ......
Страница 79: ......
Страница 80: ......
Страница 81: ......
Страница 82: ......
Страница 83: ......
Страница 84: ......
Страница 97: ......
Страница 98: ......
Страница 99: ......
Страница 114: ...EWA 4NEB 811 6130 02b ...
Страница 280: ...EWA 4NEB 811 6130 02b ...
Страница 372: ...EWA 4NEB 811 6130 02b ...
Страница 432: ...EWA 4NEB 811 6130 02b ...
Страница 442: ......
Страница 528: ...EWA 4NEB 811 6130 02b ...
Страница 590: ......
Страница 591: ......
Страница 592: ......
Страница 593: ......
Страница 594: ......
Страница 600: ...EWA 4NEB 811 6130 02b ...
Страница 602: ...EWA 4NEB 811 6130 02b ...
Страница 604: ...EWA 4NEB 811 6130 02b ...
Страница 624: ...EWA 4NEB 811 6130 02b ...
Страница 632: ...EWA 4NEB 811 6130 02b ...
Страница 644: ...EWA 4NEB 811 6130 02b ...
Страница 646: ...EWA 4NEB 811 6130 02b ...
Страница 652: ...EWA 4NEB 811 6130 02b ...
Страница 654: ...EWA 4NEB 811 6130 02b ...
Страница 660: ...EWA 4NEB 811 6130 02b ...
Страница 662: ...EWA 4NEB 811 6130 02b ...
Страница 666: ...EWA 4NEB 811 6130 02b ...
Страница 668: ...EWA 4NEB 811 6130 02b ...
Страница 674: ...EWA 4NEB 811 6130 02b ...