Sharp Illustration XL-HP535E, Руководство по обслуживанию

Страница: 62 / 88

XL-HP535H/HP535E
8 – 6
IC3 VHiLC78683E-1: MP3 Decoder (LC78683E) (1/2)
In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.
Pin No. Terminal Name Input/Output Block Function
1 LRSY Input CD IF CD left/right clock input.
2 ADDATA Output Audio interface Audio data output.
3 ADBCK Output Audio bit clock output.
4 ADLRCK Output Audio left/right clock output.
5 C2FIN Input CD IF CD C2 error flag input.
6 TEST1 Input Test Test input 1. (This pin must be connected to ground during normal opera-
tion.)
7 CKIN Input CLOCK System clock input.(16.9344 MHz)
8 VSS — Power supply Ground
9 CKOUT Output CLOCK Extemal digital filter and D/A converter clock (384 fs) output.
10 TEST2 Input Test Test input 2.(This pin must be connected to ground during normal operation.)
11 DVDD1 — Power supply Digital I/O system power supply.
12 PW Input Subcode interface CD subcode data serial input
13 SBSY Input CD subcode block sync signal input.
14 SFSY Input CD subcode frame sync signal input
15* SBCK Output CD subcode transfer serial clock output.
16 AVDD — Power supply Analog system (PLL) power supply.
17 VPRFR — PLL VCO oscillator range setting
18 VCOC Input VCO control voltage input.
19 VPDO Output VCO charge pump output.
20 AVSS — Power supply Analog system ground
21 DVDD2 — Internal logic system power supply.
22 VSS — GND
23 MDATA0 Input/Output Memory interface DRAM data bus 0
24 MDATA1 Input/Output DRAM data bus 1
25 MDATA2 Input/Output DRAM data bus 2
26 MDATA3 Input/Output DRAM data bus 3
27 MDATA4 Input/Output DRAM data bus 4
28 MDATA5 Input/Output DRAM data bus 5
29 MDATA6 Input/Output DRAM data bus 6
30 MDATA7 Input/Output DRAM data bus 7
31 DVDD3 — Power supply Digital I/O system power supply
32 VSS — GND
33 MDATA8 Input/Output Memory interface DRAM data bus 8
34 MDATA9 Input/Output DRAM data bus 9
35 MDATA10 Input/Output DRAM data bus 10
36 MDATA11 Input/Output DRAM data bus 11
37 MDATA12 Input/Output DRAM data bus 12
38 MDATA13 Input/Output DRAM data bus 13
39 MDATA14 Input/Output DRAM data bus 14
40 MDATA15 Input/Output DRAM data bus 15
41 RASB Output RAS output (active low)
42 WEB Output WE output (active low)
43 CASLB Output CAS output (lower byte, active)
44 CASLB Output CAS output (upper byte, active)
45 OEB Output OE output (active low)
46* MADRS12 Output DRAM address output12
47* MADRS11 Output DRAM address output11
48* MADRS10 Output DRAM address output10
49* MADRS9 Output DRAM address output 9
50 MADRS8 Output DRAM address output 8