COMe-cTL6 – User Guide Rev. 1.7
// 28
2.3.8.
HD Audio
The HD Audio (HDA) stream can be supported simultaneously on HDMI/DP.
Table 17: Audio
COMe Connector
PCH
Description
HDA_RST#
HDA_RST_#
HDA_SYNC
HDA_SYNC
HDA_BITCLK
HDA_BCLK
24.0 MHz clock to external codec
HDA_SDOUT
HDA_SDO
HDA_SDIN0
HDA_SDI0
HDA_SDIN1
HDA_SDI1
HDA_SDIN2
-
TGL only supports up to two external codecs
2.3.9.
General Purpose PCI Express 3.0
TGL supports a maximum of 12 HSIO lanes.
Table 18: General Purpose PCI Express 3.0
COMe connector
HSIO Port
Lane Config
PCIE0
PCIE #5
x1
x2
x4
PCIE1
PCIE #6
x1
PCIE2
PCIE #7
x1
x2
PCIE3
PCIE #8
x1
PCIE4
PCIE #9
x1
x2
x4
PCIE5 no GbE
PCIE #10
x1
PCIE6 (no SATA0)
PCIE #11
x1
x2
PCIE7 (no SATA1)
PCIE #12
x1
Table 19: PCI Express Graphics 4.0 (PEG)
COMe connector
HSIO Port
Lane Config
PEG0 (no NVME)
PCIE#4_0
x4
PEG1 (no NVME)
PCIE#4_1
PEG2 (no NVME)
PCIE#4_2
PEG3 (no NVME/
no SATA2)
PCIE#4_3
2.3.10.
PCI Express Reference Clock
Table 20: PCI Express Reference Clock
COMe Connector
PCH
Description
PCIE_CK_REF
PCIE_CLK0
100MHz PCIe reference clock