
IDT Configuration Registers
PES24T3G2 User Manual
8 - 38
February 22, 2012
Notes
MSIADDR - Message Signaled Interrupt Address (0x0D4)
MSIUADDR - Message Signaled Interrupt Upper Address (0x0D8)
15:8
NXTPTR
RWL
0x0
Next Pointer. This field contains a pointer to the next capability
structure. This field is set to 0x0 indicating that it is the last capa-
bility.
16
EN
RW
0x0
Enable. This bit enables MSI.
0x0 - (disable) disabled
0x1 - (enable) enabled
19:17
MMC
RO
0x0
Multiple Message Capable. This field contains the number of
requested messages.
22:20
MME
RW
0x0
Multiple Message Enable. Hardwired to one message.
23
A64
RO
0x1
64-bit Address Capable. The bridge is capable of generating
messages using a 64-bit address.
31:24
Reserved
RO
0x0
Reserved field.
Bit
Field
Field
Name
Type
Default
Value
Description
1:0
Reserved
RO
0x0
Reserved.
31:2
ADDR
RW
0x0
Message Address. This field specifies the lower portion of the
DWORD address of the MSI memory write transaction.
The PES24T3G2 assumes that all downstream port generated
MSIs are targeted to the root and routes these transactions to the
upstream port. Configuring the address contained in a down-
stream port’s MSIADDR and MSIADDRU registers to an address
that does not route to the upstream port and generating an MSI
produces undefined results.
Bit
Field
Field
Name
Type
Default
Value
Description
31:0
UADDR
RW
0x0
Upper Message Address. This field specifies the upper portion
of the DWORD address of the MSI memory write transaction. If
the contents of this field are non-zero, then 64-bit address is used
in the MSI memory write transaction. If the contents of this field
are zero, then the 32-bit address specified in the MSIADDR field
is used.
The PES24T3G2 assumes that all downstream port generated
MSIs are targeted to the root and routes these transactions to the
upstream port. Configuring the address contained in a down-
stream port’s MSIADDR and MSIADDRU registers to an address
that does not route to the upstream port and generating an MSI
produces undefined results.
Bit
Field
Field
Name
Type
Default
Value
Description
Содержание 89HPES24T3G2ZBAL
Страница 8: ...IDT PES24T3G2 User Manual 6 February 22 2012 Notes...
Страница 12: ...IDT Table of Contents PES24T3G2 User Manual iv February 22 2012 Notes...
Страница 14: ...IDT List of Tables PES24T3G2 User Manual vi February 22 2012 Notes...
Страница 16: ...IDT List of Figures PES24T3G2 User Manual viii February 22 2012 Notes...
Страница 20: ...IDT Register List PES24T3G2 User Manual xii February 22 2012 Notes...
Страница 32: ...IDT PES24T3G2 Device Overview PES24T3G2 User Manual 1 12 February 22 2012 Notes...
Страница 72: ...IDT SMBus Interfaces PES24T3G2 User Manual 5 20 February 22 2012 Notes...
Страница 76: ...IDT Power Management PES24T3G2 User Manual 6 4 February 22 2012 Notes...
Страница 156: ...IDT Configuration Registers PES24T3G2 User Manual 8 74 February 22 2012 Notes...