LPWA Module Series
BG952A-GL_QuecOpen_Hardware_Design
39 / 72
Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is
important to route the USB differential traces in inner-layer of the PCB, and surround the traces with
ground on that layer and with ground planes above and below.
Junction capacitance of the ESD protection device might cause influences on USB data lines, so pay
attention to the selection of the device. Typically, the stray capacitance should be less than 2 pF.
Keep the ESD protection devices as close to the USB connector as possible.
1. After the module is turned off or enters PSM, do not pull up any USB interface pin lest it cause
additional power consumption and potentially damage pins on the module.
2. When using the UMTS<E EVB board to test the USB interface function of the module, please refer
to
document [8].
3.13. UART Interfaces
The module provides two UART interfaces: main UART and CLI UART interfacethe. The following are the
features of the UART interfaces.
The main UART interface is used to communicate with peripherals, which can be multiplexed as
GPIOs.
The CLI UART interface supports 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600 and
3000000 bps baud rates, and the default is 115200 bps. It is used for firmware upgrade, software
debugging, log and GNSS NMEA sentences output, and supports RTS and CTS hardware flow
control. The default frame format is 8N1 (8 data bits, no parity, 1 stop bit).
The GPIO pins configuration is determined by compilation time and it cannot be changed dynamically.
The following tables show the pin definition of the four UART interfaces.
Table 15: Pin Definition of Main UART Interface
Pin Name
Pin No.
I/O
Description
Comment
MAIN_DTR
30
DI
Main UART data terminal ready
1.8 V power domain.
If these pins are unused,
keep them open.
Can be configured as
GPIOs.
MAIN_RXD
34
DI
Main UART receive
MAIN_TXD
35
DO
Main UART transmit
MAIN_CTS
36
DO
Main UART clear to send
MAIN_RTS
37
DI
Main UART request to send
MAIN_DCD
38
DO
Main UART data carrier detect
NOTE
Содержание QuecOpen BG952A-GL
Страница 5: ...LPWA Module Series BG952A GL_QuecOpen_Hardware_Design 4 72 metal powders ...
Страница 10: ...LPWA Module Series BG952A GL_QuecOpen_Hardware_Design 9 72 Table 42 Terms and Abbreviations 71 ...
Страница 56: ...LPWA Module Series BG952A GL_QuecOpen_Hardware_Design 55 72 For more details visit http www hirose com ...
Страница 80: ...LPWA Module Series BG952A GL_QuecOpen_Hardware_Design 79 72 ...
