LPWA Module Series
BG950A-GL&BG951A-GL_Hardware_Design
10 / 84
Figure Index
Figure 1: Functional Diagram of BG950A-GL
Figure 2: Functional Diagram of BG951A-GL
Figure 3: Pin Assignment of BG950A-GL & BG951A-GL (Top View)
...............................................................
Figure 4: Sleep Mode Application via UART Interface
........................................................................................
Figure 5: Power Supply Limits During Burst Transmission
................................................................................
Figure 6: Star Structure of the Power Supply
Figure 7: Turn on the Module with Driving Circuit
................................................................................................
Figure 8: Turn on the Module a Button
Figure 10: Power-down Timing (PWRKEY & PON_TRIG
..............................................................................
......................................................................
Figure 12: Reference Circuit of RESET_N with Driving Circuit
.........................................................................
Figure 13: Reference Circuit of RESET_N with a Button
...................................................................................
Figure 15: Reference Circuit of PON_TRIG
Figure 16: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector
Figure 17: Reference Circuit of (U)SIM Interface with a 6-Pin (U)SIM Card Connector
...............................
Figure 18: Reference Circuit of USB Application
.................................................................................................
Figure 19: Main UART Reference Design (Translator Chip)
..............................................................................
Figure 20: Main UART Reference Design (Transistor Circuit)
...........................................................................
Figure 21: Reference Design of PCM Application with Audio Codec
...............................................................
Figure 22: Reference Circuit of the PSM Status Indication
................................................................................
Figure 23: Reference Circuit of Network Status Indication
................................................................................
Figure 24: Reference Circuits of STATUS
Figure 25: Reference Circuit of Main Antenna Interface
.....................................................................................
Figure 26: Reference Circuit of GNSS Antenna
...................................................................................................
Figure 27: Microstrip Design on a 2-layer PCB
....................................................................................................
Figure 28: Coplanar Waveguide Design on a 2-layer PCB
................................................................................
Figure 29: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)
Figure 30: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)
Figure 31: Dimensions of the U.FL-R-SMT Connector (Unit: mm)
...................................................................
Figure 32: Mechanicals of U.FL-LP Connectors
..................................................................................................
Figure 33: Space Factor of Mated Connector (Unit: mm)
..................................................................................
Figure 34: Module Top and Side Dimensions (Unit: mm)
...................................................................................
Figure 35: Module Bottom Dimensions (Bottom View, Unit: mm)
.....................................................................
Figure 36: Recommended Footprint (Top View)
..................................................................................................
Figure 37: Top & Bottom Views of BG950A-GL & BG951A-GL
.........................................................................
Figure 38: Recommended Reflow Soldering Thermal Profile
...........................................................................
Figure 39: Carrier Tape Dimension Drawing