QMTECH XILINX SPARTAN-7, Руководство пользователя

Страница: 10 / 15

QM_Spartan-7 Development Board User Manual V01
Figure 2-13. FPGA_DONE Status Indicator
2.2.3 QM_Spartan-7 System Clock
FPGA chip XC7S15-1FTGB196C has system clock frequency 50MHz which is directly provided by external
crystal. The crystal is designed with high accuracy and stability with low temperature drift 10ppm/
°
c. Below
image shows the detailed hardware design:
Figure 2-14. 50MHz System Clock
2.2.4 QM_Spartan-7 JTAG Port
The on board JTAG port uses 6P 2.54mm pitch header which could be easily connected to Xilinx USB platform
cable. Below image shows the hardware design of the JTAG port:
Figure 2-15. JTAG Port
2.2.5 QM_Spartan-7 User LED
Below image shows two user LEDs and one LED for 3.3V power supply indicator:
CLK_50M
50 MHz
VDD
VSS OUT
OE
Y 1
SG-8002JC-50.0000M-PCB
4 1
3 2
C15
100NF
3V3
R11 4.7K
J2
JTAG
1
2
3
4
5
6
TCK
3V3
TMS
TDI
TDO