PEX 8619BA Base Board RDK Hardware Reference Manual – Version 1.0
Copyright © 2008 by PLX Technology, Inc. All rights reserved
26
4.3.12 Debug Input Header (JP10)
This is for PLX use only.
Table 20. Pin assignment of JP10
Pin #
Signal Name
Pin #
Signal Name
1 GND 2
STRAP_SPARE1#
3 I2C_ADDR2 4 I2C_ADDR1
5 GPIO30 6 I2C_ADDR0
7 GPIO29 8
GND
9 UPSTRM_PSEL3 10
GPIO5
11 STRAP_SPARE0# 12
GPIO4
13 GND 14 GPIO3
15 STRAP_SMBUS_EN# 16
GPIO2
17 STRAP_UPCFG_TIMER_EN# 18
GPIO1
19 DEBUG_SEL0 20
GPIO0
4.3.13 Reference Clock Header (JP100)
Table 21. Pin assignment of JP100
Pin Number
Signal Name
1 LAI_Refclk_p
2 GND
3 LAI_Refclk_n