Development Board for phyCORE-PXA255
42
PHYTEC Meßtechnik GmbH 2004 L-657e_0
The Ethernet chip’s physical memory area is given in the following
table. The address decoder generates the Ethernet /CS at address
0x14000000. In addition an offset of 0x00000300 has to be added.
Ethernet
Start Address
/ OFFSET
0x 1400 0000 + 0x 0000 0300 = 0x 1400 0300
Table 34:
Address Space for Ethernet Controller
Содержание phyCORE-PXA255
Страница 8: ...Development Board for phyCORE PXA255 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 20: ...Development Board for phyCORE PXA255 12 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 26: ...Development Board for phyCORE PXA255 18 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 54: ...Development Board for phyCORE PXA255 46 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 62: ...Development Board for phyCORE PXA255 54 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 72: ...Development Board for phyCORE PXA255 64 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 76: ...Development Board for phyCORE PXA255 68 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 94: ...Development Board for phyCORE PXA255 86 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 98: ...Development Board for phyCORE PXA255 90 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 101: ...Appendices PHYTEC Me technik GmbH 2004 L 657e_0 93 Appendices A AI Hardware Revision...
Страница 102: ...Development Board for phyCORE PXA255 94 PHYTEC Me technik GmbH 2004 L 657e_0...
Страница 106: ...Published by PHYTEC Me technik GmbH 2004 Ordering No L 657e_0 Printed in Germany...