ON Semiconductor FAN3852, Руководство пользователя, Страница: 2 / 6

EVBUM2659/D
www.onsemi.com
2
Channel Layout
This evaluation board has two independent FAN3852
signal channels. This board can be configured to operate as
a stand
− alone single channel, as two independent channels,
or in a stereo configuration using a single PDM clock/data
path. Figure 2 shows the channel locations.
Figure 2. EVB Signal Channels
NOTE: Both channels are powered from the same supply
voltage and cannot be powered with different
VDD voltages.
Signal Headers
Figure 3 shows header locations on the board. Table 2 lists
the headers which are used to connect I/O signals to the
EVB. These headers use either SMA end
− launch connectors
or two − pin 100 − mil male header connectors.
Figure 3. EVB Header Locations
Table 2. EVB Header Descriptions
Header Description
P1 − 1 INPUT1 SMA connector
P2 − 1 CLOCK1 SMA connector
P3 − 1 DATA1 SMA output connector
P4 − 1 CLOCK1 100 − mil header
P5 − 1 DATA1 100 − mil header
P6 − 1 SELECT1 configuration header
P7 − 1 INPUT1 100 − mil auxiliary input header
P1 − 2 INPUT2 SMA connector
P2 − 2 CLOCK2 SMA connector
P3 − 2 DATA2 SMA output connector
P4 − 2 CLOCK2 100 − mil header
P5 − 2 DATA2 100 − mil header
P6 − 2 SELECT2 configuration header
P7 − 2 INPUT21 100 − mil auxiliary input header
Jumpers
Jumpers on this EVB are all two − pin 2 mm male headers
with shorting jumpers supplied. Jumpers are used to select
different board operation options.
Figure 4 below shows the jumper locations. Table 3 on the
next page lists the available configuration jumpers, shows
their default positions for stereo operation, and provides
descriptions of each jumper’s function.
Figure 4. EVB Jumper Locations