UM11029
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
User manual
Rev. 1.0 — 16 June 2017
453 of 515
NXP Semiconductors
UM11029
Chapter 26: LPC84x 12-bit Analog-to-Digital Converter (ADC)
29:26
CHN
These bits contain the channel from which the RESULT bits were converted (e.g.
0000 identifies channel 0, 0001 channel 1...).
NA
30
OVERRUN
This bit is set if a new conversion result is loaded into the RESULT field before a
previous result has been read - i.e. while the DATAVALID bit is set. This bit is
cleared, along with the DATAVALID bit, whenever this register is read.
This bit will contribute to an overrun interrupt request if the MODE bit (in
SEQA_CTRL) for the corresponding sequence is set to ‘0’ (and if the overrun
interrupt is enabled).
0
31
DATAVALID
This bit is set to ‘1’ at the end of each conversion when a new result is loaded into
the RESULT field. It is cleared whenever this register is read.
This bit will cause a conversion-complete interrupt for the corresponding sequence
if the MODE bit (in SEQA_CTRL) for that sequence is set to 0 (and if the interrupt is
enabled).
0
Table 446. A/D Sequence A Global Data Register (SEQA_GDAT, address 0x4001 C010) bit description
Bit
Symbol
Description
Reset
value
Table 447. A/D Sequence B Global Data Register (SEQB_GDAT, address 0x4001 C014) bit description
Bit
Symbol
Description
Reset
value
3:0
-
Reserved, user software should not write ones to reserved bits. The value read
from a reserved bit is not defined.
NA
15:4
RESULT
This field contains the 12-bit A/D conversion result from the most recent conversion
performed under conversion sequence associated with this register.
This will be a binary fraction representing the voltage on the currently-selected
input channel as it falls within the range of V
REFP
to V
REFN
. Zero in the field
indicates that the voltage on the input pin was less than, equal to, or close to that
on V
REFN
, while 0xFFF indicates that the voltage on the input was close to, equal
to, or greater than that on V
REFP
.
DATAVALID = 1 indicates that this result has not yet been read.
NA
17:16
THCMPRANGE
Indicates whether the result of the last conversion performed was above, below or
within the range established by the designated threshold comparison registers
(THRn_LOW and THRn_HIGH).
Threshold Range Comparison result.
0x0 = In Range: The last completed conversion was greater than or equal to the
value programmed into the designated LOW threshold register (THRn_LOW) but
less than or equal to the value programmed into the designated HIGH threshold
register (THRn_HIGH).
0x1 = Below Range: The last completed conversion on was less than the value
programmed into the designated LOW threshold register (THRn_LOW).
0x2 = Above Range: The last completed conversion was greater than the value
programmed into the designated HIGH threshold register (THRn_HIGH).
0x3 = Reserved.
