
Table 5. Terminal setting parameters
Data rate
115,200 Baud
Data bits
8
Parity
None
Stop bits
1
The first and second ports of FT4232H are used for remote debug of JTAG, Bootmode, ONOFF, SYS_nRST, and Power
Measurement Board communication. Developers can load different images on PC for associated applications.
The connector is as shown in
.
2.18 M.2 slot and Wi-Fi/Bluetooth module (J10)
One M.2/NGFF KEY-E slot (J10) is provided on the EVK board to support PCIE3.0, SDIO, I2S, UART, I2C, and GPIO connection.
This port can be used for Wi-Fi/Bluetooth card, NVMe PCIE SSD or 3G/4G cards. On the EVK board, Wi-Fi/Bluetooth module
Azurewave AW-CM276MA-07H (PCIE+UART) is assembled as default. It’s based on NXP 88W8997 chipset, supports Wi-Fi 5
(802.11ac) 2 × 2 Dual-Band (2.4/5 GHz), Bluetooth 5.1.
The connector is as shown in
.
2.19 Expansion connector (J21)
One 40-pin dual-row Pin Header connector (J21) is provided on the EVK board to support I2S, UART, I2C, and GPIO connections.
Developers can use the header for access to various pins or to plug in accessory cards like the 8MIC-RPI-MX8.
The connector is as shown in
.
Table 6. J21 pin definition
Num.
Net name
Description
Num.
Net name
Description
1
VEXT_3V3
Power Output, 3.3 V
2
VDD_5V
Power Output, 5 V
3
I2C3_SDA_3V3
I2C3 data signal
4
VDD_5V
Power Output, 5V
5
I2C3_SCL_3V3
I2C3 clock signal
6
GND
Ground
7
UART3_CTS_3V3
UART3 clear to send signal
8
UART3_TXD_3V3
UART3 transmit signal
9
GND
Ground
10
UART3_RXD_3V3
UART3 transmit signal
11
UART3_RTS_3V3
UART3 request to send signal
12
EXP_P1_0
Expansion IO signal
13
EXP_P1_1
Expansion IO signal
14
GND
Ground
15
EXP_ P1_2
Expansion IO signal
16
EXP_P1_3
Expansion IO signal
17
VEXT_3V3
Power Output, 3.3V
18
EXP_P1_4
Expansion IO signal
19
ECSPI2_MOSI_3V3
SPI2 data signal, master
output slave input
20
GND
Ground
21
ECSPI2_MISO_3V3 SPI2 data signal, master input
slave output
22
EXP_P0_7
Expansion IO signal
23
ECSPI2_SCLK_3V3
SPI2 clock signal
24
ECSPI2_SS0_3V3
SPI2 chip select signal
Table continues on the next page...
NXP Semiconductors
Specifications
i.MX 8M Plus LPDDR4 EVK Board Hardware User's Guide, Rev. 0, March 9, 2021
User's Guide
13 / 20