© National Instruments
|
I-2
unpacking, 1-4
using, 1-35
wiring power, 1-12
cDAQ module interface, 1-36
CFast SSD module, 1-34
channel Z behavior, 5-20
chassis grounding screw, 1-33
choosing frequency measurement, 5-15
CMOS
battery, 1-32
reset button, 1-32
resetting the system CMOS, 1-32
configuration using BIOS setup utility, A-2
CONSOLE OUT DIP switch, 1-28
console redirection settings submenu, A-8
continuous pulse train generation, 5-27
controller operating system and
controlling counting direction, 5-3
counter signals
FREQ OUT, 5-37
Frequency Output, 5-37
cascading, 5-39
edge counting, 5-3
generation, 5-24
input applications, 5-3
other features, 5-39
output applications, 5-24
prescaling, 5-39
pulse train generation, 5-25
retriggerable single pulse
synchronization modes, 5-39
timing signals, 5-33
triggering, 5-38
configuration submenu, A-5
eXpansion module (CXM)
D
data
AO generation methods, 3-1
DO generation methods, 4-8
desktop mounting kit, 1-16
DI Sample Clock signal, 4-3
digital I/O
change detection event, 4-7
configuration for NI 9401, 4-13
digital input, 4-2
digital output, 4-8
parallel versus serial DIO modules, 4-1
static DIO, 4-2
waveform acquisition, 4-2
digital input
filters (parallel DIO modules only), 4-6
getting started with applications in
timing signals, 4-2
triggering, 4-2
digital input signals
DI Pause Trigger, 4-6
DI Reference Trigger, 4-5
DI Sample Clock, 4-3
DI Sample Clock Timebase, 4-3
DI Start Trigger, 4-4
digital output
data generation methods, 4-8
getting started with applications in
timing signals, 4-10
triggering, 4-9
digital output signals