background image

©

 National Instruments Corporation

7

NI 6584R User Guide and Specifications

Using Your NI 6584R with a LabVIEW FPGA Example VI

The NI FlexRIO Adapter Module Support software includes a variety of example projects to help get 
you started creating your LabVIEW FPGA program. This section demonstrates how to use an existing 
LabVIEW FPGA example project and a basic universal asynchronous receiver/transmitter (UART) 
interface to perform serial generation and/or acquisition with the NI 6584R. This example requires an 
NI VHDCI-to-Eight DB9 cable. If you are operating an unterminated device, NI recommends that you 
use external termination.

Note

Examples available for your device are dependent on the device-specific minimum software 

requirements. For more information about the minimum software requirements for your device, visit 

ni.com/info

 and enter 

rdsoftwareversion

 as the Info Code.

Each NI 6584R example project includes the following parts:

A LabVIEW FPGA VI that can be compiled and run embedded in FPGA hardware

A Host VI that runs in LabVIEW for Windows and interacts with the LabVIEW FPGA VI

Note

In NI application software, NI FlexRIO adapter modules are referred to as 

IO Modules

.

Complete the following steps to run an example that generates and/or acquires data.

1.

Connect the VHDCI end of an NI VHDCI-to-Eight DB9 cable to Connector 0 (Ports 1–8) on the 
NI 6584R.

2.

Connect the Port 1 DB9 connector from the NI VHDCI-to-Eight DB9 cable to the DUT with 
proper termination.

Note

This exercise shows how to complete these tasks for the full duplex version of the NI 6584. To 

complete these tasks with a different hardware version of the NI 6584, replace every instance of 

Full 

Duplex

 

in these instructions with 

Half Duplex, Full Duplex No Termination, 

or 

Half Duplex No 

Termination

,

 

depending on which device you are using.

3.

Launch LabVIEW.

4.

In the 

Getting Started

 window, select 

Find Examples

 to display the NI Example Finder.

5.

In the 

NI Example Finder

 window, select 

Hardware Input and Output»FlexRIO»IO Modules»

NI 6584

.

6.

Select 

NI 6584 Basic Software UART Full Duplex.lvproj

.

7.

In the 

Project Explorer

 window, double-click 

NI 6584 Basic Serial UART Full Duplex 

(Host).vi

 under 

My Computer

. The host VI opens. This VI uses the NI 7952R as the FPGA target 

by default. To use the NI 6584, complete the following steps to change the FPGA target.

Note

All example projects are configured for RIO0. If your device is not named RIO0 (verify in 

MAX), you must update the target device name by right-clicking your device in the 

Project 

Explorer

 window, selecting 

Properties

, and entering the correct target device name in the 

Resource

 

control.

a.

Select 

Window»Show Block Diagram 

to open the VI block diagram.

b.

On the block diagram, right-click the Open FPGA VI Reference (PXI-7952R) function and 
select 

Configure Open FPGA VI Reference

.

c.

In the 

Configure Open FPGA VI Reference

 window, click the 

Browse Project

 button in the 

Open VI section.

d.

In the 

Select VI

 window that opens, expand the tree view for your device, select the VI under 

your device and click 

OK

.

Содержание 6584R

Страница 1: ...or generation on the same pin The unterminated versions of the full and half duplex devices are useful in multi drop situations when you are already using a terminated bus and the terminated devices...

Страница 2: ...th terminated and unterminated devices Figure 2 NI 6584 Connector 0 Pin Assignments Full Duplex 68 34 67 33 66 32 65 31 64 30 63 29 62 28 61 27 60 26 59 25 58 24 57 23 56 22 55 21 54 20 53 19 52 18 51...

Страница 3: ...ssis NI is not liable for any damage resulting from such signal connections For the maximum input and output ratings for each signal refer to the Specifications section of this document 68 34 67 33 66...

Страница 4: ...I to Eight DB9 cable 197546 01 connected to the NI 6584 at Connector 0 Ports 1 8 and then fanning out to display each of its eight nine pin port connectors Figure 4 NI 6584 and NI VHDCI to Eight DB9 C...

Страница 5: ...RX_1 RX_3 RX_5 RX_7 RX_9 RX_11 RX_13 RX_15 7 TX_1 TX_3 TX_5 TX_7 TX_9 TX_11 TX_13 TX_15 8 TX_0 TX_2 TX_4 TX_6 TX_8 TX_10 TX_12 TX_14 9 TX_0 TX_2 TX_4 TX_6 TX_8 TX_10 TX_12 TX_14 GND Ground Table 2 Pi...

Страница 6: ...GPIO_21 1 GPIO_1 0 GCLK_SE GPIO_18 1 Channel 1 GPIO_22 1 GPIO_14 0 GPIO_7_CC 0 GPIO_14_n 0 Channel 2 GPIO_8 0 GPIO_12 0 GPIO_23_CC 1 GPIO_27 1 Channel 3 GPIO_9 0 GPIO_13 0 GPIO_24_CC 1 GPIO_29 1 Chann...

Страница 7: ...HDCI to Eight DB9 cable to the DUT with proper termination Note This exercise shows how to complete these tasks for the full duplex version of the NI 6584 To complete these tasks with a different hard...

Страница 8: ...On the front panel complete the following steps to acquire data a Set the Acq Data Width control to a number between 1 and 32 The default is 8 b Set the Samples to Acquire control to a number between...

Страница 9: ...584R This exercise also demonstrates how to compile the FPGA VI on your target and run a VI on the host machine This exercise shows how to complete these tasks for the full duplex version of the NI 65...

Страница 10: ...the NI 6584 refer to the NI 6584 Component Level Intellectual Property section of this document 8 Select NI 6584 Full Duplex to configure the software for the full duplex version of the NI 6584R 9 Sel...

Страница 11: ...me appears under the Open FPGA VI Reference function on the block diagram 8 Add a While Loop to the block diagram with a control on the loop condition 9 Add the Read Write Control function from the FP...

Страница 12: ...ule RX indicator returns the number 65 535 because all RX lines are floating 4 Click the Stop button on the front panel and close the VI NI 6584 Component Level Intellectual Property The LabVIEW FPGA...

Страница 13: ...nversion NI 6584 Basic Connector Provides read write access to all RS 485 422 channels on Connector 0 Ports 1 8 The individual data lines for each connector are accessed using a U16 data type in LabVI...

Страница 14: ...lp1 Embedded in LabVIEW Help Contains information about the basic functionality of LabVIEW FPGA Module NI FlexRIO Help1 Embedded in LabVIEW FPGA Module Help Contains FPGA module adapter module and CLI...

Страница 15: ...bus Figures 10 and 11 show the block diagrams for the full and half duplex versions of the NI 6584 Figure 10 NI 6584 Block Diagram Full Duplex Figure 11 NI 6584 Block Diagram Half Duplex Note The VHDC...

Страница 16: ...tage 100 A load High Minimum 3 0 V Low Maximum 0 1 V Power Power requirements from the NI FlexRIO FPGA module 12 V 100 mA 1 2 W max 3 3 V 500 mA 1 65 W max Physical Dimensions 13 1 2 0 12 9 cm 5 2 0 8...

Страница 17: ...r UL and other safety certifications refer to the product label or the Online Product Certification section Electromagnetic Compatibility This product meets the requirements of the following EMC stand...

Страница 18: ...ational Instruments corporate headquarters is located at 11500 North Mopac Expressway Austin Texas 78759 3504 National Instruments also has offices located around the world to help address your suppor...

Страница 19: ...struments trademarks Other product and company names mentioned herein are trademarks or trade names of their respective companies For patents covering National Instruments products technology refer to...

Отзывы: