NAT-AMC-ZYNQUP-FMC
T
ECHNICAL
R
EFERENCE
M
ANUAL
V1.1
F
UNCTIONAL
D
ESCRIPTION
- 19 -
4.4.
JTAG and UART
The
NAT-AMC-ZYNQUP-FMC
supports JTAG and serial UART via the front panel USB
connector or the on-board JTAG programming header. Both interfaces can be used
simultaneously and can be configured using on-board DIP switches.
Configuration of the JTAG Master is possible via the JTAG MUX Switch; for detailed information
on this switch, please refer to chapter 5.3.9 SW3: JTAG MUX.
Configuration of the UART Master is possible via the UART MUX Switch; for detailed
information on this switch, please refer to chapter 5.3.11 SW6: UART MUX.
Figure 4
–
JTAG Architecture
FPGA-SoC
AMC Connector
JTAG MUX
JTAG MUX
Switch
JTAG Header
Front USB
JTAG and UART
to
USB Converter
PS_JTAG_TCK
–
Bank 503 / AG31
PS_JTAG_TDI
–
Bank 503 / AE30
PS_JTAG_TDO
–
Bank 503 / AF31
PS_JTAG_TMS
–
Bank 503 / AE29
AMC_TCK / 165
AMC_TMS / 166
AMC_TDO / 168
AMC_TDI / 169
JTAG_Select
JTAG_Disable
UART_RX: PS_MIO6
UART_TX: PS_MIO7
UART
MUX
MMC
UART
UART_Select
UART_Disable
UART MUX
Switch
4.5.
Interconnect
The SoC interfaces directly to the FMC slot via a VITA 57.1 compliant High Pin Count (HPC)
connector, and to the µTCA backplane via its high-speed SerDes lanes.