NAT-AMC-ZYNQUP-FMC
T
ECHNICAL
R
EFERENCE
M
ANUAL
V1.1
F
UNCTIONAL
D
ESCRIPTION
- 17 -
4.2.
PLL and Clocking
The
NAT-AMC-ZYNQUP-FMC
features a SI5347 PLL, which is user-configurable by the FPGA
via I²C.
Figure 2
–
PLL and Clocking
Si5347
PLL
33.333MHz
Osc.
125MHz
Osc.
125MHz
Osc.
CLK_MGT_224
CLK_PS_REF
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
IN3
IN2
IN1
IN0
CLK_SI5347_FPGA
I2C_SCL_3V3
I2C_SDA_3V3
ZYNQUP
FPGA
Bank 223 / AH10
Bank 223 / AH9
Bank 226 / AA11
Bank 226 / AA12
CLK_MGT_223
CLK_MGT_226
Bank 227 / W12
Bank 227 / W11
CLK_MGT_227
CLK_MGT_228
Bank 227 / V10
Bank 227 / V9
CLK_DDR4
Bank 65 / AP14
Bank 65 / AR14
CLK_RAMCON
Bank 27 / G36
Bank 27 / G35
Bank 503 / AG28
Bank 224 / AF10
PCIe REFCLK 125MHz
Bank 224 / AF9
CLK_MGT_225
Ethernet REFCLK 125 MHz
Bank 225 / AD10
Bank 225 / AD9
CLK2_BIDIR
FP_CLK_REF_OUT
S4
FMC Connector
K4
K5
Bank 87 / D10
Bank 87 / D11
H4
H5
C30
C31
CLK0_M2C_P
12.8 MHz
Stratum3 Ref CLK
AMC Connector
TCLKD
TCLKC
TCLKA
Bank 66 / AT5
Bank 66 / AT7
TCLKB
Bank 66 / AT6
Bank 66 / AT8
Bank 66 / AV7
Bank 66 / AV8
Bank 66 / AV6
Bank 66 / AU6
PS_MIO10
–
Bank 500 / Y28
PS_MIO11
–
Bank 500 / T30
I2C_SCL_3V3
I2C_SDA_3V3
75
74
78
77
135
136
138
139
FCLKA
Bank 224 / AE11
Bank 224 / AE12
80
81
PS System REFCLK 33.333MHz
CLK3_BIDIR
CLK1_M2C
Bank 87 / F10
Bank 87 / E10
Bank 87 / G11
Bank 87 / F11
J2
J3
G2
G3