Serial Peripheral Interface Module (SPI)
Transmission Formats
MC68HC908AB32
—
Rev. 1.0
Technical Data
MOTOROLA
Serial Peripheral Interface Module (SPI)
289
When CPHA = 1 for a slave, the first edge of the SPSCK indicates the
beginning of the transmission. This causes the SPI to leave its idle state
and begin driving the MISO pin with the MSB of its data. Once the
transmission begins, no new data is allowed into the shift register from
the transmit data register. Therefore, the SPI data register of the slave
must be loaded with transmit data before the first edge of SPSCK. Any
data written after the first edge is stored in the transmit data register and
transferred to the shift register after the current transmission.
16.6.4 Transmission Initiation Latency
When the SPI is configured as a master (SPMSTR = 1), writing to the
SPDR starts a transmission. CPHA has no effect on the delay to the start
of the transmission, but it does affect the initial state of the SPSCK
signal. When CPHA = 0, the SPSCK signal remains inactive for the first
half of the first SPSCK cycle. When CPHA = 1, the first SPSCK cycle
begins with an edge on the SPSCK line from its inactive to its active
level. The SPI clock rate (selected by SPR1:SPR0) affects the delay
from the write to SPDR and the start of the SPI transmission. (See
.) The internal SPI clock in the master is a free-running
derivative of the internal MCU clock. To conserve power, it is enabled
only when both the SPE and SPMSTR bits are set. SPSCK edges occur
halfway through the low time of the internal MCU clock. Since the SPI
clock is free-running, it is uncertain where the write to the SPDR occurs
relative to the slower SPSCK. This uncertainty causes the variation in
the initiation delay shown in
. This delay is no longer than a
single SPI bit time. That is, the maximum delay is two MCU bus cycles
for DIV2, eight MCU bus cycles for DIV8, 32 MCU bus cycles for DIV32,
and 128 MCU bus cycles for DIV128.
Содержание MC68HC908AB32
Страница 1: ...MC68HC908AB32 D REV 1 0 MC68HC908AB32 HCMOS Microcontroller Unit TECHNICAL DATA ...
Страница 2: ......
Страница 68: ...FLASH Memory Technical Data MC68HC908AB32 Rev 1 0 68 FLASH Memory MOTOROLA ...
Страница 84: ...EEPROM Technical Data MC68HC908AB32 Rev 1 0 84 EEPROM MOTOROLA ...
Страница 108: ...Central Processor Unit CPU Technical Data MC68HC908AB32 Rev 1 0 108 Central Processor Unit CPU MOTOROLA ...
Страница 130: ...System Integration Module SIM Technical Data MC68HC908AB32 Rev 1 0 130 System Integration Module SIM MOTOROLA ...
Страница 338: ...Input Output I O Ports Technical Data MC68HC908AB32 Rev 1 0 338 Input Output I O Ports MOTOROLA ...
Страница 364: ...Low Voltage Inhibit LVI Technical Data MC68HC908AB32 Rev 1 0 364 Low Voltage Inhibit LVI MOTOROLA ...
Страница 386: ...Electrical Specifications Technical Data MC68HC908AB32 Rev 1 0 386 Electrical Specifications MOTOROLA ...
Страница 390: ...Ordering Information Technical Data MC68HC908AB32 Rev 1 0 390 Ordering Information MOTOROLA ...
Страница 391: ......