Mitsubishi Q00CPU, Руководство пользователя

Страница: 114 / 976

3
- 16 3.1 Sequence Program
3.1.3 Interrupt programs
3
SEQUENCE PROGRAM CONFIGURATION AND
EXECUTION CONDITIONS
(4) When interrupt factor occurs
There are restrictions on interrupt programs depending on the interrupt factor
occurrence timing.
(a) When interrupt factor occurs before interrupts are enabled
The CPU module stores the interrupt factor that has occurred.
As soon as interrupts are enabled, the interrupt program corresponding to the
stored interrupt factor is executed.
When the same interrupt factor occurs several times before interrupts are
enabled, the operation is performed as described below.
1) Basic model QCPU
Interrupt factors of I0 to I15, I28 to I31 and I50 to I127 are stored only once.
2) High Performance model QCPU, Process CPU or Redundant CPU
Interrupt factors of I0 to 27, I28 to 31, I50 to 255, and in the fixed scan
execution type program are stored only once.
For those of I32 to 41 and I49, if factors occurred in the interrupt-disabled
status, they are discarded.
Also, all factors occurred are discarded if they are masked by the IMASK
instruction.
3) Universal model QCPU
Interrupt factors of I0 to 15, I28 to 31, I45, I50 to 255, and in the fixed scan
execution type program are stored only once.
Note, however, that all factors occurred are discarded if they are masked by
the IMASK instruction.
Figure 3.12 When interrupt factor occurs before interrupts are enabled
Main routine
program
Interrupt
program
Interrupt factor
occurrence
Not executed as
interrupt is
disabled (DI). Executed
when interrupt
is enabled.
Interrupt enable (EI)
Execution