Mitsubishi MELSEC QS Series, Руководство пользователя

Страница: 195 / 264

9
DEVICE EXPLANATION
9.2 Internal User Devices
9.2.11 Link register (W)
9
- 29
9
D
e
vi
ce
Exp
lana
tion
10
CP
U Mo
du
le
Pr
oce
ssing
Ti
m
e
11
P
ro
ced
ur
e f
o
r W
rit
in
g
Pr
og
ra
m t
o CP
U Mo
du
le
App
e
nd
ic
es
In
de
x
9.2.11 Link register (W)
(1) Definition
Link register is a CPU module side memory used when refreshing the link register
(LW) data of the CC-Link IE controller network module or MELSECNET/H module to
the CPU module.
Link register can store numerical data (-32768 to 32767, or 0000
H
to FFFF
H
).
(2) Bit configuration of link register
(a) Bit configuration and read and write units
Link registers, which consist of 16 bits per point, read and write data in 16 bit
units.
POINT
1. Link register data are handled as signed data.
For HEX (hexadecimal), 0000H to FFFFH can be stored. However, since the
most significant bit is a sign bit, the range of a value that can be specified is
-32768 to 32767.
2. Link registers in the range where not used in the CC-Link IE controller
network module or MELSECNET/H module can be used as substitution of
data registers.
Diagram 9.33 Link refresh
Diagram 9.34 Bit configuration of link register
Link register
W0
CPU module
Link register
LW0
CC-Link IE controller
network module
Link refresh
setting range
Link refresh
Wn
b15
to
b0
The most significant bit is sign bit.