Peripherals 6
miriac SBC-LS1028A User Manual
V 1.0
36/65
© MicroSys Electronics GmbH 2019
QSGMII
SerDes Lane 1 provided by the LS1028A is configured as a QSGMII port that
connects to a Marvell PHY 88E1548P PHY. The four resulting MDI interfaces are
available through standard RJ45 sockets named ST10 and ST11.
LS1028A
ST6
88E1548P
Pin
Name
Pin
Signal
Pin
Name
AF14
SD1-TX1_P
→
T49
SD1-TX1_P
→
B9
Q_INP
AG15
SD1-TX1_N
→
T48
SD1-TX1_N
→
A9
Q_INN
AK12
SD1-RX1_P
←
T52
SD1-RX1_P
←
A8
Q_OUTP
AJ13
SD1-RX1_N
←
T51
SD1-RX1_N
←
B8
Q_OUTN
Table 6-6 SerDes 1 pin assignment
Figure 6-3 QSGMII topology