Table 11. IntMaskA Register (0x07)
ADDRESS:
0x07
MODE:
Read/Write
BIT
7
6
5
4
3
2
1
0
NAME
Therm
StatIntM
Chg
StatIntM
ILimIntM
Usb
OVPIntM
UsbOkM
ChgThrm
SdIntM
Therm
RegIntM
Chg
TmoIntM
ThermStatIntM
ThermStatIntM masks the ThermStatInt interrupt in the IntA register (0x05).
0 = Mask
1 = Not masked
ChgStatIntM
ChgStatIntM masks the ChgStatInt interrupt in the IntA register (0x05).
0 = Mask
1 = Not masked
ILimIntM
ILimIntM masks the ILimInt interrupt in the IntB register (0x06).
0 = Mask
1 = Not masked
UsbOVPIntM
UsbOVPIntM masks the UsbOVPInt interrupt in the IntA register (0x05).
0 = Mask
1 = Not masked
UsbOkM
UsbOkM masks the UsbOk interrupt in the IntB register (0x06).
0 = Mask
1 = Not masked
ChgThrm
SdIntM
ChgThrmSdIntM masks the ChgThrmSdInt interrupt in the IntB register (0x06).
0 = Mask
1 = Not masked
ThermRegIntM
ThermRegIntM masks the ThermRegInt interrupt in the IntA register (0x05).
0 = Mask
1 = Not masked
ChgTmoIntM
ChgTmoIntM masks the ChgTmoInt interrupt in the IntA register (0x05).
0 = Mask
1 = Not masked
MAX20335
PMIC with Ultra-Low I
Q
Voltage Regulators and
Battery Chargers for Small Lithium Ion Systems
www.maximintegrated.com
Maxim Integrated
│
47