REL1.0
Page 48 of 106
RZ/G1H Qseven Development Platform Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
2.7.2
USB2.0 Ports (Host)
The RZ/G1H Qseven carrier Board supports three USB2.0 High Speed Host interface. The RZ/G1H
CPU’s
USB1 interface
is expanded to dual USB host ports through USB HUB on RZ/G1H Qseven SOM and available in USB2.0 Port0 and Port3
signals of Qseven MXM connector. These two USB2.0 Port0 and Port3 host ports from the Qseven MXM connector is
directly connected to USB2.0 TypeA combo connector (J22) and top port of dual stack USB3.0 TypeA connector (J23)
respectively.
The VBUS power of USB2.0 Port0 connector is connected through current limit power switches which limits the current
above 500mA. If connected USB2.0 device takes more than 500mA current, this power switch limits the current to
constant mode and sends the over current indication signal to the over current indicator pin of Qseven MXM connector
USB port 0 & 1 (86
th
Pin).
The VBUS power of USB2.0 Port3 connector is connected through current limit power switches which limits the current
above 1000mA. If connected USB2.0 device takes more than 1000mA current, this power switch limits the current to
constant mode and sends the over current indication signal to the over current indicator pin of Qseven MXM connector
USB port 4 & 5 (80
th
Pin).
Note:
RZ/G1H CPU’s USB2 interface
which is connected to USB2.0 Port2 of Qseven MXM connector in RZ/G1H SOM is
directly connected to bottom port of dual stack USB3.0 TypeA connector (J23).
Figure 13: USB2.0 Port0 (Host)
