IGEP
TM
SMARC iMX6
Hardware Reference Manual
ISEE 2007 S.L. All rights reserved, IGEP is a registered trademark from ISEE 2007 S.L. The following is provided for informational purposes only.
NIF:ESB64377005 Document:
MAN-IGEP0046-001
/ Revision:
1.3
/ Date:
23/06/2016
33
4.17
MIPI DSI
The Display Serial Interface (DSI) is a specification by the
Mobile Industry Processor Interface
in a
similar display technologies. It defines a
and a communication protocol between the host (source of
the image data) and the device (destination of the image data).
SMARC does not define MIPI DSI output, but in IGEP
TM
SMARC iMX6 is connected to S68, S69, S71, S72, S74
and S75 pins as next table show.
Pin
Volt
Level
Dev
Pin
Main Function
Main
MUX
Type
Fixed
Function
Comments
S68
DIF
H4
AF
0
MIPI DSI 1.01
YES
DSI differential clock +
S69
DIF
H3
AFB_DIFF2-
0
MIPI DSI 1.01
YES
DSI differential clock -
S71
DIF
G1
AF
0
MIPI DSI 1.01
YES
DSI differential data D0 +
S72
DIF
G2
AFB_DIFF3-
0
MIPI DSI 1.01
YES
DSI differential data D0 -
S74
DIF
H1
AF
0
MIPI DSI 1.01
YES
DSI differential data D1 +
S75
DIF
H2
AFB_DIFF4-
0
MIPI DSI 1.01
YES
DSI differential data D1 -
Table 21 MIPI DSI pins
4.18
LVDS
The next figure show how to connect LVDS display signals to connector (page 32 of SMARC Design Guide
V_IO=1V8).
Figure 26 LVDS connection example
Pin
Volt
Level
Dev
Pin
Main Function
Main
MUX
Type
Fixed
Function
Comments
S125
DIF
U1
LVDS0+
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D0 +
S126
DIF
U2
LVDS0-
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D0 -
S128
DIF
U3
LVDS1+
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D1 +
S129
DIF
U4
LVDS1-
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D1 -
S131
DIF
V1
LVDS2+
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D2 +
S132
DIF
V2
LVDS2-
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D2 -
S134
DIF
V3
0
LVDS TIA/EIA-644
YES
LVDS clock channel differential pair +
S135
DIF
V4
LVDS_CK-
0
LVDS TIA/EIA-644
YES
LVDS clock channel differential pair -
S137
DIF
W1
LVDS3+
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D3 +
S138
DIF
W2
LVDS3-
0
LVDS TIA/EIA-644
YES
LVDS data channel differential pair D3 -
Table 22 LVDS pins